Abstract
The fully depleted silicon-on-insulator metal oxide semiconductor field effect transistor (FD- SOI MOSFET) have been considered a promising candidate to extend scaling of planar CMOS technology beyond 100 nm. This technology has been used to reduce leakage current, parasitic capacitances, and fabrication complexity as compared to planar CMOS technology at 50 nm gate length. This paper presents the performance analysis of proposed Tapered Body Reduced Source (FD-SOI TBRS) MOSFET. The proposed structure consumes less chip area and better electrical performance as compared to conventional FD-SOI MOSFET. The proposed structure exhibits higher Ion to Ioff ratio when compared with conventional FD-SOI MOSFET. The structures were designed and simulated using the Cogenda device simulator.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
K.G. Cheng, A. Khakifirooz, Fully depleted SOI (FDSOI) technology. Sci. China Inf. Sci. 59, 1–15 (2016)
Y.-C. Tseng, W.M. Huang, D.C. Diaz, J.M. Ford, J.C.S. Woo, AC floating-body effects in submicron fully depleted (FD) SOI nMOSFET’s and the impact on analog applications. IEEE Electron Device Lett. 19(9), 351–353 (1998)
Siddharth Chouksey, Jerry G. Fossum, Shishir Agrawal, Insights on design and scalability of Thin-BOX FD/SOI CMOS. IEEE Trans. Electron Devices 57(9), 2073–2079 (2010)
Tetsu Ohtou, Kouki Yokoyama, Ken Shimizu, Toshiharu Nagumo, Toshiro Hiramoto, Threshold-voltage control of AC performance degradation-free FD SOI MOSFET with extremely thin BOX using variable body-factor scheme. IEEE Trans. Electron Devices 54(2), 301–308 (2007)
Guohe Zhang, Zhibiao Shao, Kai Zhou, Threshold voltage model of short-channel FD-SOI MOSFETs with vertical gaussian profile. IEEE Trans. Electron Devices 55(3), 803–809 (2008)
Wen-Kuan Yeh, Cheng-Li Lin, Tung-Huan Chou, Wu Kehuey, Jiann-Shiun Yuan, The impact of junction doping distribution on device performance variability and reliability for fully depleted silicon on insulator with thin box layer MOSFETs. IEEE Trans. Nanotechnol. 14(2), 330–337 (2015)
P. Agarwal, G. Saraswat, M. Jagadesh Kumar, compact surface potential model for FD-SOI MOSFET considering substrate depletion region. IEEE Trans. Electron Devices, 55(3), 789–795 (2008)
Rathnamala Rao, Nandita DasGupta, Amitava DasGupta, Study of random dopant fluctuation effects in FD-SOI MOSFET using analytical threshold voltage model. IEEE Trans. Device Mater. Reliab. 10(2), 247–253 (2010)
V.K. Mishra, R.K. Chauhan, Performance analysis of fully depleted ultra thin body [FD UTB SOI MOSFET] based CMOS inverter circuit for low power digital applications. Adv. Intell. Syst. Comput. (2016), pp. 375–382
Visual TCAD User Guide, version: 1.8.2-8, Cogenda device simulator, (March 2015)
International Technology Roadmap for Semiconductors, (SIA), edition of ITRS, (2013). http://itrs2.net
M. Saremi, A. A. khusa, Saeed Mohamadi, Ground plane fin-shaped field effect transistor (GP-FinFET): a FinFET for low leakage power circuits. Microelectron. Eng. 95, 74–82 (2012)
D. Tang, Y.H. Li, G.H. Zhang et al., Single event upset sensitivity of 45 nm FDSOI and SOI FinFET SRAM. Sci. China Tech. Sci. 56, 780–785 (2013)
Acknowledgments
This work is supported by the AICTE under research, promotion scheme (RPS-60).
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2017 Springer Nature Singapore Pte Ltd.
About this paper
Cite this paper
Mishra, V.K., Chauhan, R.K. (2017). Performance Analysis of Fully Depleted SOI Tapered Body Reduced Source (FD-SOI TBRS) MOSFET for Low Power Digital Applications. In: Satapathy, S., Bhateja, V., Udgata, S., Pattnaik, P. (eds) Proceedings of the 5th International Conference on Frontiers in Intelligent Computing: Theory and Applications . Advances in Intelligent Systems and Computing, vol 516. Springer, Singapore. https://doi.org/10.1007/978-981-10-3156-4_37
Download citation
DOI: https://doi.org/10.1007/978-981-10-3156-4_37
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-3155-7
Online ISBN: 978-981-10-3156-4
eBook Packages: EngineeringEngineering (R0)