Skip to main content

CA Based Design of Fault Detection Unit for Hierarchical Directories in Scalable CMPs

  • Conference paper
  • First Online:
Emerging Trends in Electrical, Communications and Information Technologies

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 394))

  • 682 Accesses

Abstract

In a Chip Multiprocessors (CMPs) with large number of cores, directory size increases linearly with number of sharers. To over-come the shortcomings of flat directory structures, hierarchical directory structures are used. An insignificant fault in the sharer set representation of such a directory may introduce major inconsistency throughout the system. Therefore, the current work targets detection of any faulty recording in the sharer set representation of a hierarchical directory. The solution is developed around a special class of Cellular Automata (CA) with single length cycle attractors. The CA based design ensures low cost hardware implementation as well as high-speed operation.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Sanchez D, Kozyrakis C (2012) SCD: a scalable coherence directory with flexible sharer set encoding. In: IEEE 18th international symposium on high-performance computer architecture

    Google Scholar 

  2. Wang H, Baldawa S, Sangireddy R (2008) Dynamic error detection for dependable cache coherency in multicore architecture. In: VLSI conference

    Google Scholar 

  3. Santovichu EM, Singh KJ, Lavagno L, Moon C, Saladanha A, Savoj H, Stephen PR, Murgai R, Brayton R, Sangiovanni-Vincentelli AL (1992) Sis: a system for sequential circuit Synthesis, Technical report, UCB/ERL M92/41, Electronic Research Laboratory

    Google Scholar 

  4. Ubal R, Jang B, Mistry P, Schaa D, Kaeli D (2012) Multi2Sim: a simulation framework for CPU-GPU computing. In: International conference on parallel architectures and compilation techniques

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Chandan Koley .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2017 Springer Science+Business Media Singapore

About this paper

Cite this paper

Mukherjee, S., Singh, B.P., Chinnapureddy, M., Koley, C., Dalui, M. (2017). CA Based Design of Fault Detection Unit for Hierarchical Directories in Scalable CMPs. In: Attele, K., Kumar, A., Sankar, V., Rao, N., Sarma, T. (eds) Emerging Trends in Electrical, Communications and Information Technologies. Lecture Notes in Electrical Engineering, vol 394. Springer, Singapore. https://doi.org/10.1007/978-981-10-1540-3_14

Download citation

  • DOI: https://doi.org/10.1007/978-981-10-1540-3_14

  • Published:

  • Publisher Name: Springer, Singapore

  • Print ISBN: 978-981-10-1538-0

  • Online ISBN: 978-981-10-1540-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics