Abstract
This paper proposes a Low Voltage Differential Signal (LVDS) transmission receiver chip design, which is fully compatible with the IEEE Std. 1596.3-1996 standard. The proposed design utilizes a new rail-to-rail fold cascode pre-amplifier to expand the receiving range, with an independent current source circuit to provide bias for the system. The chip is fabricated with CSMC (a semiconductor manufacturing corporation) 0.5 μm technology, with DC analysis, AC analysis, and transient analysis conducted on the receiver chip. Simulation results show that the chip can meet the design specifications required, within the ±1 V range of the common-mode voltage, and can achieve the hysteresis of 100 mV, with a maximum data transfer rate of 200 Mbps.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Li, Z., Chen, D.P., Zhao, J.Z.: Design of a TYPE-I M-LVDS receiver IC based on TIA/EIA-899 standard. Computer Engineering & Science. 37, 452–456 (2015)
Alqarni, S., Kamal, A.: LVDS receiver with 7 mW consumption at 1.5 Gbps. In: International Conference on Microelectronic, vol. 26, pp. 204–207 (2014)
Sun, J.Z., Xie, F.Y.: Design of a LVDS Receiver for high speed data communication IC. China Integr. Circ. 157, 39–43 (2012)
Matig-a, G.A., Yuce, M.R., Redoute, J.M.: An integrated LVDS transmitter in 0.18 μm CMOS technology with high immunity to EMI. IEEE Trans. Electromagn. Compat. 57, 128–134 (2015)
Huang, Y., Lin, Y., Xu, Y.: The design of self-staring bias circuit chip. J. Mil. Commun. Technol. 1, 64–68 (2014)
Kim, K.M., Hwang, S.: An 11.2-Gb/s LVDS receiver with a wide input range comparator. In: IEEE Transactions on VLSI Systems, vol. 22, pp. 2156–2163 (2014)
Xu, Y., Sun, T.Q., Zhao, F.: A Full-integrated LVDS Transceiver in 0.5 μm CMOS technology. In: Industrial Electronics and Applications, vol. 9, pp. 1672–1675 (2014)
Satlawa, T., Drozd, A., Kmon, P.: Design of the ultrafast LVDS I/O interface in 40 nm CMOS process. Mixed Design Integr. Circ. Syst. 21, 200–204 (2014)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer Science+Business Media Singapore
About this paper
Cite this paper
Fan, KX., Xu, GH., Xu, Y., Zhang, KL., Xiao, YC. (2016). Design of a High Performance Low Voltage Differential Signal Receiver. In: Hussain, A. (eds) Electronics, Communications and Networks V. Lecture Notes in Electrical Engineering, vol 382. Springer, Singapore. https://doi.org/10.1007/978-981-10-0740-8_20
Download citation
DOI: https://doi.org/10.1007/978-981-10-0740-8_20
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-0738-5
Online ISBN: 978-981-10-0740-8
eBook Packages: EngineeringEngineering (R0)