Abstract
In modern FPGAs, the digital circuitry common to many applications are being embedded as hard embedded blocks to utilize silicon area efficiently. Use of HEBs improves the overall performance of hardware implemented using FPGA, as the interconnect delays are also reduced. In this chapter, we discuss how HEBs are designed using the methodology described in Chap. 3. We study the impact of HEBs on the execution time of the two bioinformatics applications; Protein docking and Genome assembly. In Chaps. 4 and 5, we had studied the acceleration of these applications using currently available FPGAs. In this chapter, we discuss the identification and design of respective HEBs to get performance benefits. We also show how we can estimate application speedups using these future FPGA fabrics incorporating these HEBs.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Alpha-Data: Alpha-Data FPGA Boards. http://www.alpha-data.com/ (2015)
Beauchamp, M.J., Hauck, S., Underwood, K.D., Hemmert, K.S.: Embedded floating-point units in FPGAs. In: ACM/SIGDA International Symposium on FPGAs (2006)
Chong, Y.J., Parameswaran, S.: Flexible multi-mode embedded floating-point unit for field programmable gate arrays. In: ACM/SIGDA International Symposium on FPGAs (2009)
Flachs, B., Asano, S., Dhong, S., Hotstee, P., Gervais, G., Kim, R., Le, T., Liu, P., Leenstra, J., Liberty, J., Michael, B., Oh, H., Mueller, S., Takahashi, O., Hatakeyama, A., Watanabe, Y., Yano, N.: A streaming processing unit for a CELL processor. In: IEEE International Solid-State Circuits Conference (2005)
Frigo, M., Johnson, S.G.: The Design and Implementation of FFTW3. Proc. IEEE (2005)
Haykin, S.: Communication Systems, 5th edn. Wiley Publishing (2009)
Ho, C.H., Leong, P.H.W., Luk, W., Wilton, S.J.E., Lopez-Buedo, S.: Virtual embedded blocks: a methodology for evaluating embedded elements in FPGAs. In: IEEE Symposium on FCCM (2006)
Ho, C.H., Yu, C.W., Leong, P., Luk, W., Wilton, S.: Domain-specific hybrid FPGA: architecture and floating point applications. In: International Conference on FPL (2007)
ITRS: The International Technology Roadmap for Semiconductors. http://www.itrs.net (2015)
Jamieson, P., Rose, J.: Enhancing the area efficiency of fpgas with hard circuits using shadow clusters. IEEE Trans. VLSI Syst. 18(12), 1696–1709 (2010)
Kapre, N.: Spice2 a spatial parallel architecture for accelerating the spice circuit simulator. PhD dissertation, California Institute of Technology, Pasadena, California (2010)
Peterlongo, P., Chikhi, R.: Mapsembler, targeted and micro assembly of large NGS datasets on a desktop computer. BMC Bioinform. 13(1) (2012)
Roesler, E., Nelson, B.E.: Novel optimizations for hardware floating-point units in a modern FPGA architecture. In: 12th International Conference on FPL (2002)
Sternberg, M.J.E., Aloy, P., Gabb, H.A., Jackson, R.M., Moont, G., Querol, E., Aviles, F.X.: A computational system for modeling flexible protein-protein and protein-DNA docking. In: Proceedings of the 6th International Conference on Intelligent Systems for Molecular Biology, pp. 183–192 (1998)
Synopsys: Synopsys Design Compiler. http://www.synopsys.com (2015)
UMC: UMC, 90 nm Libraries. www.umc.com/ (2015)
Varma, B.S.C., Paul, K., Balakrishnan, M.: Accelerating 3D-FFT using hard embedded blocks in FPGAs. In: 2013 26th International Conference on VLSI Design and 2013 12th International Conference on Embedded Systems (VLSID), pp. 92–97 (2013)
Varma, B.S.C., Paul, K., Balakrishnan, M.: Accelerating genome assembly using hard embedded blocks in FPGAs. In: 2014 27th International Conference on VLSI Design and 2014 13th International Conference on Embedded Systems, pp. 306–311 (2014)
Xilinx: Xilinx FPGAs, ISE. http://www.xilinx.com (2015)
Yu, C.W., Smith, A., Luk, W., Leong, P., Wilton, S.: Optimizing coarse-grained units in floating point hybrid FPGA. In: International Conference on FPT (2008)
Zhang, W., Chen, J., Yang, Y., Tang, Y., Shang, J., Shen, B.: A practical comparison of de novo genome assembly software tools for next-generation sequencing technologies. PLoS ONE 6(3) (2011)
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2016 Springer Science+Business Media Singapore
About this chapter
Cite this chapter
Varma, B.S.C., Paul, K., Balakrishnan, M. (2016). Design of Accelerators with Hard Embedded Blocks. In: Architecture Exploration of FPGA Based Accelerators for BioInformatics Applications. Springer Series in Advanced Microelectronics, vol 55. Springer, Singapore. https://doi.org/10.1007/978-981-10-0591-6_6
Download citation
DOI: https://doi.org/10.1007/978-981-10-0591-6_6
Published:
Publisher Name: Springer, Singapore
Print ISBN: 978-981-10-0589-3
Online ISBN: 978-981-10-0591-6
eBook Packages: EngineeringEngineering (R0)