Skip to main content

Solder Bumping for Flip Chip Interconnections

  • Chapter
Microelectronic Interconnections and Assembly

Part of the book series: NATO ASI Series ((ASHT,volume 54))

  • 273 Accesses

Abstract

Flip chip mounting of bare dice is gaining widespread use in microelectronics packaging. The main drivers for this technology are high packaging density, improved performance at high frequency, low parasitics, potentially high reliability and low cost. Many companies have made significant efforts to develop technology for bump processing, bare die testing and underfill encapsulation to take the benefit of all potential advantages.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 39.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. P.A. Totta and R.P. Sopher, IBM J. Res.Dev., 16 226 (1969).

    Article  Google Scholar 

  2. M. Datta, R.V. Shenoy, C. Jahnes, P.C. Andricacos, J. Horkans, J.O. Dukovic, L.T. Romankiw, J. Roeder, H. Deligianni, H. Nye, B. Agarwal, H. M. Tong. and P. Totta, J. Electrochem. Soc. 142 3779 (1995).

    Article  Google Scholar 

  3. E.K. Yung and I. Turlik, IEEE Comp.,Hybrids, Manuf. Technol. 14 549 (1991).

    Google Scholar 

  4. J. Salonen and J. Salmi,Physica Scripta T 54 230 (1994).

    Article  Google Scholar 

  5. R.J. Klein Wassink, Soldering in Electronics (Electrochemical Publications Ltd, Scotland 1984).

    Google Scholar 

  6. J.K. Kivilahti, IEEE Comp., Hybrids, Manuf. Technol. B, 18 326 (1995).

    Google Scholar 

  7. L.F. Miller, IBM J. Res. Develop. 13,239 (1969).

    Article  Google Scholar 

  8. In IBM C4 Product Design Manual, Volume I: Chip and Wafer Design, DOC#: SPIC4IDM1001, (IBM - Technology Products, East Fishkill, Hopewell Junction, New York), p. 4–4.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1998 Springer Science+Business Media Dordrecht

About this chapter

Cite this chapter

Annala, P., Kaitila, J., Salonen, J., Suni, I. (1998). Solder Bumping for Flip Chip Interconnections. In: Harman, G., Mach, P. (eds) Microelectronic Interconnections and Assembly. NATO ASI Series, vol 54. Springer, Dordrecht. https://doi.org/10.1007/978-94-011-5135-1_11

Download citation

  • DOI: https://doi.org/10.1007/978-94-011-5135-1_11

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-6159-9

  • Online ISBN: 978-94-011-5135-1

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics