Skip to main content

Reconfigurable Computing

  • Conference paper
New Horizons of Computational Science

Part of the book series: Astrophysics and Space Science Library ((ASSL,volume 263))

  • 180 Accesses

Abstract

The eternal quest of computer designers is to produce an efficient yet general purpose architecture that can exploit parallelism across a wide range of applications. Unfortunately, the wider the range a system is designed for, the less efficient it tends to be when asked to perform any specific task. Reconfigurable computing is a new form of computation in which reconfigurable logic is used to produce “limited purpose” processors which tailor the architecture to the needs of each application. Several different reconfigurable computers have been built to address applications in computational science, communication, industrial robotics, and defense.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.00
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Abbott, L. et al. (1994) Finding Lines and Building Pyramids with Splash 2, Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines,IEEE CS Press,Los Alamitos, CA, pp. 155–163.

    Google Scholar 

  2. Altera Corp. (1995) Data Book. Altera Corp., San Jose, CA.

    Google Scholar 

  3. Buell, D.A., Arnold, J.M., and Kleinfelder, W.J. (1996) Splash 2 FPGAs in a Custom Computing Machine. IEEE Computer Society Press,Los Alamitos, CA.

    Google Scholar 

  4. Culbertson, W.B., et al. (1996) Exploring Architectures for Volume Visualization on the Teramac Custom Computer, Proceedings,IEEE Symposium on FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, CA, pp. 80–89.

    Google Scholar 

  5. Drayer, T.H.. et al. (1995) A MOdular and Reprogrammable Real-time Processing Hardware, MORRPH, Proceedings,IEEE Symposium on FPGAs for Custom Computing Machines, IEEE CS Press,Los Alamitos, CA, pp. 11–19.

    Google Scholar 

  6. Ebeling, C, Cronquist, D.C., and Franklin, P. (1996) RaPiD—Reconfigurable Pipelined Datapath, 6th International Workshop on Field-Programmable Logic and Compilers, Lecture Notes in Computer Science, Springer-Verlag, pp. 126–135.

    Google Scholar 

  7. Hauser, J. and Wawrzynek, J. (1997) Garp: A MIPS Processor with a Reconfigurable Coprocessor, Proceedings, IEEE Symposium on FPGAs for Custom Computing Machines,IEEE CS Press,Los Alamitos, CA, pp. 12–21.

    Google Scholar 

  8. Hoang, D.T. (1993) Searching Genetic Databases on Splash 2, Proceedings, IEEE Workshop on FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, CA, pp. 185–192.

    Google Scholar 

  9. Lucent Technologies. (1996) ORCA Series Field-Programmable Gate Arrays. Lucent Technologies, Allentown, PA.

    Google Scholar 

  10. McDermott, T. et al. (1997) A Wireless LAN Demodulator in a Pamette: Design and Experience, Proceedings, IEEE Symposium on FPGAs for Custom Computing Machines, IEEE CS Press,Los Alamitos, CA, pp. 40–46.

    Google Scholar 

  11. Mirsky, E. and DeHon, A. (1996) MATRIX: A Reconfigurable Computing Architecture with Configurable Instruction Distribution and Deployable Resources, Proceedings, IEEE Symposium on FPGAs for Custom Computing Machines, IEEE CS Press, Los Alamitos, CA, pp. 157–166.

    Google Scholar 

  12. National Semiconductor Corp.(1997)NAPA Web Site, http://www.national.com/appinfo/milaero/napa1000

    Google Scholar 

  13. Trimberger, S.M. (1994) Field Programmable Gate Array Technology. Kluwer Academic Publishers, Boston, MA.

    Book  Google Scholar 

  14. Villasenor, J. et al. (1996) Configurable Computing Solutions for Automatic Target Recognition, Proceedings,IEEE Symposium on FPGAs for Custom Computing Machines,IEEE CS Press, Los Alamitos, CA, pp. 70–79.

    Google Scholar 

  15. Vuillemin, J. et al. (1996) Progammable Active Memories: Reconfigurable Systems Come of Age, IEEETrans.VLSI Ssytems,Mar. 1996.

    Google Scholar 

  16. Wirthlin, M.J., and Hutchings, B.L.(1995)A Dynamic Instruction Set Computer,Proceedings,IEEE Symposium on FPGAs for Custom Computing Machines,EEE CS Press, Los Alamitos, CA, pp. 99–107.

    Google Scholar 

  17. Xilinx, Inc. (1993) The Programmable Gate Array Data Book. Xilinx, Inc., San Jose, CA.

    Google Scholar 

  18. Xilinx, Inc.(1997)XC4000EX Programmable GateArrays. Xilinx, Inc., San Jose,CA.

    Google Scholar 

  19. Xilinx, Inc. (1997)XC6200 Programmable GateArrays. Xilinx, Inc., San Jose, CA.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2001 Springer Science+Business Media Dordrecht

About this paper

Cite this paper

Arnold, J.M. (2001). Reconfigurable Computing. In: Ebisuzaki, T., Makino, J. (eds) New Horizons of Computational Science. Astrophysics and Space Science Library, vol 263. Springer, Dordrecht. https://doi.org/10.1007/978-94-010-0864-8_11

Download citation

  • DOI: https://doi.org/10.1007/978-94-010-0864-8_11

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-3848-5

  • Online ISBN: 978-94-010-0864-8

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics