Skip to main content

Part of the book series: NATO ASI Series ((NSSE,volume 142))

  • 238 Accesses

Abstract

The usefulness and viability of silicon technology is viewed with totally different eyes by the final system user, who has to supply (usually in severe time constraints), systems generated to perform to what are often severe environmental and speed/power limitations, by the inventor or developer of the technology who usually sees its virtues through “rose-tinted” spectacles, and ignores its problems, and by the realist in the middle who is constrained by the conflicting necessities of procurement for forward use, guaranteed sources of supply, and sufficient innovation to ensure technical performance and price competitiveness.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. BS Landman and R L Russo, IEEE Trans. Comput. C-20, 1469 (1971)

    Article  Google Scholar 

  2. R W Keyes IEEE Trans Ele Dev ED-26 271 (1976)

    Google Scholar 

  3. R W Keyes, Chap 5 in Vol 1 of VLSI Electronics ed by N G Einspruch Academic Press (1981)

    Google Scholar 

  4. Takahashi et al, NEC Tech J.36, 85 (1983)

    Google Scholar 

  5. Marconi Electronic Devices, 1553B System (available from MEDL, Lincoln (1986)

    Google Scholar 

  6. G E Moore, IEEE Spectrum 16, 30, (1979)

    Google Scholar 

  7. V L Rideout, Chap 5, VLSI Electronics Vol 7 ed by N Einspruch Academic Press 1983

    Google Scholar 

  8. RH Dennard et al, IEEE J Sol. St. Ccts. SC-9, 256 (1974)

    Article  Google Scholar 

  9. Y A El-Mansy, Proc IEEE Ind Conf. Ccts and Computers ICCC80 1, 457 (1980)

    Google Scholar 

  10. P L Shah and R H Havemam, Chap 2 “VLSI Electronics” Vol 7 ed by N G Einspruch

    Google Scholar 

  11. PK Chatterjee et al, IEEE Trans Ele. Dev. Lett. EDC-1, 220 (1980)

    Article  Google Scholar 

  12. C G Sodini and J L Moll, 1982 IEDM Tech Dig, 103 (1982)

    Google Scholar 

  13. D H Roberts, Electronics Letters 19, 1, (1983)

    Article  Google Scholar 

  14. A G Lewis, IEEE Trans Ele. Dev. ED31, 1472 (1984)

    Article  Google Scholar 

  15. H W Lam et al, Chap 1 of Vol 4, VLSI Electronics Academic Press (1982)

    Google Scholar 

  16. D V McCaughan and J C White, Handbook of Semiconductors, Vol 4, ed by C Hilsum, North Holland, 1980

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 1988 Kluwer Academic Publishers

About this chapter

Cite this chapter

McCaughan, D.V. (1988). Optimum Scales and Limits of Integration . In: Skwirzynski, J.K. (eds) Performance Limits in Communication Theory and Practice. NATO ASI Series, vol 142. Springer, Dordrecht. https://doi.org/10.1007/978-94-009-2794-0_2

Download citation

  • DOI: https://doi.org/10.1007/978-94-009-2794-0_2

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-010-7757-6

  • Online ISBN: 978-94-009-2794-0

  • eBook Packages: Springer Book Archive

Publish with us

Policies and ethics