Abstract
Byte-addressable persistent random access memory (BPRAM) provides uninterruptable computing experience at power loss. Since there is no need of power to store the data, it is possible to provide faster booting time from completely off-state by utilizing BPRAM as the main memory. However, there is still no explicit explanation about the BPRAM application programming interfaces (APIs) specification taking benefit of the persistent characteristic of the memory. Providing APIs at the operating system level will open possibility to the application and operating system developers to utilize persistent memory to its extent. We defined APIs specifications which include memory management and protection, as some application should not be abusing the BPRAM of its limited lifetime. We focused on phase-change memory (PCM) as the representation of BPRAM, since it is the most probable candidate for DRAM replacement. We observed there are room for improvements to elongate BPRAM lifetime, such as the shared library objects loading to the BPRAM, separation of three memory region in process (i.e. code, data, stack regions), moving rarely modified blocks of RAM to the BPRAM, and also the capability of saving only important states when desired.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Samsung Electronics Co., Ltd.: Highest Density Mobile LPDDR2 Memory, using 20Â nm-class Technology. http://www.samsung.com/global/business/semiconductor/news-events/press-releases/detail?newsId=10941. Mei 2012
Conditt, J., et al.: Better I/O through byte-addressable, persistent memory. In: SIGOPS 22nd Symposium on Operating Systems Principles (2009)
Bailey, K., et al.: Operating system implications of fast, cheap, non-volatile memory. In: Proceedings of the 13th USENIX Conference on Hot Topics in Operating Systems (2011)
Joshi, M., et al.: Mercury: A fast and energy-efficient multi-level cell based phase change memory system. In: High Performance Computer Architecture (HPCA) 2011
Song, N.H., et al.: Security refresh: prevent malicious wear-out and increase durability for phase-change memory with dynamically randomized address mapping. In: Proceeding of the 37th Annual International Symposium on Computer Architecture (2010)
Ferreira, A.P., et al.: Increasing PCM main memory lifetime. In: Design, Automation & Test in Europe Conference & Exhibition (DATE) (2010)
Jiang, L., et al.: LLS: Cooperative integration of wear-leveling and salvaging for PCM main memory. In: Dependable Systems & Networks (DSN) (2011)
Quraishi, M.K., et al.: Enhancing lifetime and security of pcm-based main memory with start-gap wear leveling. In: Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (2009)
Joo, Y., et al.: Energy- and endurance-aware design of phase change memory caches. In: Design, Automation & Test in Europe Conference & Exhibition (DATE) (2010)
Chang, M.F., et al.: Challenges and trends in low-power 3D die-stacked IC designs using RAM, memristor logic, and resistive memory (ReRAM). In: The IEEE International Conference on ASIC (ASICON) (2011)
Lee, B.C., et al.: Phase change memory architecture and the quest for scalability. ACM. Mag. (7) 53(7), 99–106 (2010)
Jiang, L., et al.: Improving write operations in MLC phase change memory. In: High Performance Computer Architecture (HPCA) (2012)
Zhou, P,. et al.: A durable and energy efficient main memory using phase change memory technology. In: Poceeding of the 36th Annual International Symposium on Computer Architecture (2009)
Quraishi, M.K., et al.: Practical and secure PCM-based main-memory system via online attack detection, attack detection. In: Workshop on the Use of Emerging Storage and Technologies, co-located with HPCA (2010)
Dhiman, G., et al.: PDRAM: a hybrid PRAM and DRAM main memory system. In: Proceedings of the 46th Annual Design Automation Conference (DAC ‘09) (2009)
Choi, I.H., et al.: Wear leveling for PCM Using hot data identification. In: International Conference on IT Convergence and Security 2011
Zhang, T., et al.: Leveraging on-chip DRAM stacking in an embedded 3D multi-core DSP system. In: IEEE 54th International Midwest Symposium on Circuits and Systems (MWSCAS), pp. 1–4 (2011)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer Science+Business Media Dordrecht
About this paper
Cite this paper
Febiansyah, H., Kwon, J.B. (2013). Byte-Addressable Persistent RAM APIs for Flexible Memory Management and Protection. In: Han, YH., Park, DS., Jia, W., Yeo, SS. (eds) Ubiquitous Information Technologies and Applications. Lecture Notes in Electrical Engineering, vol 214. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-5857-5_28
Download citation
DOI: https://doi.org/10.1007/978-94-007-5857-5_28
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-5856-8
Online ISBN: 978-94-007-5857-5
eBook Packages: EngineeringEngineering (R0)