Abstract
In previous chapters, the methodology to measure the value of the race immunity of a FF was presented. Although this data is important by itself, it is more meaningful when put together with the estimate of the clock skew, and the probability of hold time violations is calculated.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
MEHROTRA, V.; BONING, D. Technology Scaling Impact of Variation on Clock Skew and Interconnect Delay. In: IEEE International Interconnect Technology Conference, 2001. Proceedings… [S.l.]: IEEE, 2001. p. 122–124.
Saleh, R. et al. Clock Skew Verification in the Presence of IR-Drop in the Power Distribution Network. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v. 9, n. 6, p. 635–644, June 2000.
SOONG, T. T. Fundamentals of Probability and Statistics for Engineers. [S.l.]: John Wiley & Sons, 2004.
ZARKESH-HA, P.; MULE, T.; MEINDL, J. D. Characterization and Modeling of Clock Skew with Process Variations. In: IEEE Custom Integrated Circuits, 1999. Proceedings… [S.l.]: IEEE, 1999. p. 441–444.
Author information
Authors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer Science+Business Media Dordrecht
About this chapter
Cite this chapter
Neuberger, G., Wirth, G., Reis, R. (2014). Probability of Hold Time Violations. In: Protecting Chips Against Hold Time Violations Due to Variability. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-2427-3_9
Download citation
DOI: https://doi.org/10.1007/978-94-007-2427-3_9
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-2426-6
Online ISBN: 978-94-007-2427-3
eBook Packages: EngineeringEngineering (R0)