Abstract
Solid state disks (SSDs) consisting of NAND flash memory are replacing conventional HDDs in mobile and server markets. The major reason for such a widespread replacement is the high performance and low power consumption enabled by an SSD. It especially gives better performance and power efficiency for random requests, because it does not require slow-moving and power-hungry mechanical operations, e.g., motor control. For the performance of sequential requests, multi-channel/way parallel architectures are adopted, and the speed of the host interface is increased. Even though an SSD has better power efficiency than an HDD, the SSD power consumption must be minimized due to the stringent power consumption constraints of mobile and server products. This chapter presents a case study of developing an SSD power model with an application to low power SSD design. The power model is based on real measurement data. For accurate modeling, one must take into account the internal parallelism as well as power states. The case study shows that the power model is useful in evaluating the designs of dynamic power management policy.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Notes
- 1.
To be specific, the page size is 2Â KB + spare bits, i.e., 2111Â bytes.
- 2.
The delay of internal read, program, and erase varies from manufacturer to manufacturer. Even for the same manufacturer, it depends on manufacturing conditions, e.g., process variations on the silicon die. During real usage, it also varies due to aging effects as well as environmental factors, e.g., temperature. For MLC memory, the program delay also depends on the value of data to be written, since different values require different program steps [19].
- 3.
We expect a faster event-driven simulation to be obtained when the algorithm is implemented in C/C++ rather than in Matlab.
References
Kim, B.: Design space surrounding flash memory. In: International Workshop on Software Support for Portable Storage, IWSSPS (2008)
Open NAND Flash Interface. http://onfi.org
Creasey, J.: Hybrid hard drives with non-volatile flash and longhorn. In: Windows Hardware Engineering Conference, WinHEC. MicroSoft, Redmond (2005)
Communications with Samsung engineers
Hylick, A., Rice, A., Jones, B., Sohan, R.: Hard drive power consumption uncovered. ACM SIGMETRICS Perform. Eval. Rev. 35(3), 54–55 (2007)
Zedlewski, J., Sobti, S., Garg, N., Zheng, F., Krishnamurthy, A., Wang, R.: Modeling hard-disk power consumption. In: The USENIX Conference on File and Storage Technologies, FAST, pp. 217–230. USENIX Association, Berkeley (2003)
IBM.: Adaptive power management for mobile hard drives. In: IBM. http://www.almaden.ibm.com/almaden/mobile_hard_drives.html (1999)
Lu, Y., De Micheli, G.: Comparing system-level power management policies. IEEE Des. Test Comput. 18(2), 10–19 (2001)
Douglis, F., Krishnam, P., Bershad, B.: Adaptive disk spin-down policies for mobile computers. In: 2nd Symposium on Mobile and Location-Independent Computing, pp. 121–137. USENIX Association, Berkeley (1995)
Helmbold, D., Long, D., Sconyers, T., Sherrod, B.: Adaptive disk spin-down for mobile computers. Mob. Netw. Appl. 5(4), 285–297 (2000)
Bisson, T., Brandt, S.: Adaptive disk spin-down algorithms in practice. In: The USENIX Conference on File and Storage Technologies, FAST. USENIX Association, Berkeley (2004)
Papathanasiou, A.E.: Scott. M. L.: Energy efficient prefetching and caching. In: The USENIX Conference on File and Storage Technologies, FAST. USENIX Association, Berkeley (2004)
Cai, L., Lu, Y.H.: Joint power management of memory and disk. In: Design Automation and Test in Europe (2005)
Gurumurthi, S., et al.: DRPM: dynamic speed control for power management in server class disks. In: International Symposium on Computer Architecture (2003)
Dirik, C., Jacob, B.: The performance of PC solid-state disks (SSDs) as a function of bandwidth, concurrency, device architecture, and system organization. In: International Symposium on Computer Architecture, pp. 279–289. ACM, New York (2009)
Kim, Y., et al.: FlashSim: a simulator for NAND flash-based solid-state drives. In: The International Conference on Advances in System Simulation, SIMUL (2009)
Mohan, V., Gurumurthi, S., Stan, M.R.: FlashPower: a detailed power model for NAND flash memory. In: Design Automation and Test in Europe (2010)
Joo, Y., Cho, Y., Shin, D., Chang, N.: Energy-aware data compression for multi-level cell (MLC) flash memory. In: Design Automation Conference, pp. 716–719. ACM, New York (2007)
Suh, K.D., et al.: A 3.3 V 32 Mb NAND flash memory with incremental step pulse programming scheme. IEEE J. Solid-State Circuits 30(11), 1149–1156 (1995)
Ishida, K., Yasufuku, T., Miyamoto, S., Nakai, H., Takamiya, M., Sakurai, T., Takeuchi, K.: A 1.8 V 30 nJ adaptive program-voltage (20 V) generator for 3D-integrated NAND flash SSD. In: International Solid-State Circuits Conference, pp. 238–239. IEEE Press, New York (2009)
Takeuchi, K.: Novel co-design of NAND flash memory and NAND flash controller circuits for sub-30nm low-power high-speed solid-state drives (SSDs). In: Symposium on VLSI Circuits (2008)
Kang, H., et al.: Low-power buffer cache management for heterogeneous storage devices in mobile systems. In: The Fourth International Workshop on Software Support for Portable Storage (2009)
Lee, S., Park, D., Jung, T., Lee, D., Park, S., Song, H.: AÂ log buffer-based flash translation layer using fully-associative sector translation. ACM Trans. Embed. Comput. Syst. 6(3) (2007)
Kang, J., Cho, H., Kim, J., Lee, J.: A superblock-based flash translation layer for NAND flash memory. In: The 6th ACM & IEEE International Conference on Embedded Software, EMSOFT, pp. 161–170. ACM, New York (2006)
Lee, S., Shin, D., Kim, Y., Kim, J.: LAST: locality-aware sector translation for NAND flash memory-based storage systems. ACM SIGOPS Oper. Syst. Rev. 42(6) (2008)
Intel, Co.: X25-M and X18-M mainstream SATA solid-state drives. Intel. http://www.intel.com/design/flash/nand/mainstream/index.htm (2009)
Intel, Co.: Designing energy efficient SATA devices. Intel. http://download.intel.com/technology/EEP/Designing_energy_efficient_SATA_devices.pdf (2010)
Samsung SSD. Samsung. Available at http://www.samsung.com/global/business/semicondu-ctor/products/flash/ssd/2008/product/pc.html (2009)
Business Applications Performance Corporation: MobileMark 2007. In: BAPCo. http://www.bapco.com/products/mobilemark2007/ (2007)
Futuremark, co.: PCMark05. In: Futuremark. Available at http://www.futuremark.com/products/pcmark05/ (2009)
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Yoo, S., Park, C. (2011). Low Power Mobile Storage: SSD Case Study. In: Kyung, CM., Yoo, S. (eds) Energy-Aware System Design. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1679-7_9
Download citation
DOI: https://doi.org/10.1007/978-94-007-1679-7_9
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-1678-0
Online ISBN: 978-94-007-1679-7
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)