Skip to main content

2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures

  • Conference paper
  • First Online:
VLSI 2010 Annual Symposium

Abstract

The 2PARMA project focuses on the development of parallel programming models and run-time resource management techniques to exploit the features of many-core processor architectures. The main goals of the 2PARMA project are: definition of a parallel programming model combining component-based and single-instruction multiple-thread approaches, instruction set virtualisation based on portable byte-code, run-time resource management policies and mechanisms as well as design space exploration methodologies for many-core computing architectures.

The project is supported by the EC under grant 2PARMA-FP7-248716.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Derudder V, Bougard B, Couvreur A, Dewilde A, Dupont S, Folens L, Hollevoet L, Naessens F, Novo D, Raghavan P, Schuster T, Stinkens K, Weijers JW, der Perre LV (2009) A 200 mbps+ 2.14nj/b digital baseband multi processor system-on-chip for sdrs. In: 2009 Symposium on VLSI Circuits, pp 292–293

    Google Scholar 

  2. Mei B, Vernalde S, Verkest D, Man HD, Lauwereins R (2003) Adres: an architecture with tightly coupled vliw processor and coarse-grained reconfigurable matrix. In: Cheung PYK, Constantinides GA, de Sousa JT (eds) FPL. Lecture Notes in Computer Science, vol 2778. Springer, pp 61–70

    Google Scholar 

  3. Naessens F, Derudder V, Cappelle H, Hollevoet L, Raghavan P, Desmet M, Abdel-Hamid A, Vos I, Folens L, O’Loughlin S, Singirikonda S, Dupont S, Weijers JW, Dejonghe A, der Perre LV (2010) A 10.37 mm2 675 mw reconfigurable ldpc and turbo encoder and decoder for 802.11n, 802.16e and 3gpp-lte. In: 2010 Symposium on VLSI Circuits, pp 292–293

    Google Scholar 

  4. Ramakrishnan V, Witte EM, Kempf T, Kammler D, Ascheid G, Meyr H, Adrat M, Antweiler M (2009) Efficient and portable SDR waveform development: the nucleus concept. In: IEEE military communications conference (MILCOM 2009)

    Google Scholar 

  5. Andrea DB, Giovanni A (2010) Improved programming of GPU architectures through automated data allocation and loop restructuring. In: Proceedings of the 2PARMA Workshop (ARCS2010 Workshop)

    Google Scholar 

  6. Ma Z, Marchal P, Scarpazza DP, Yang P, Wong C, Gmez JI, Himpe S, Ykman-Couvreur C, Catthoor F (2007) Systematic methodology for real-time cost-effective mapping of dynamic concurrent task-based systems on heterogenous platforms. Springer Publishing Company, Incorporated

    Google Scholar 

  7. Bartzas A, Peon-Quiros M, Poucet C, Baloukas C, Mamagkakis S, Catthoor F, Soudris D, Mendias JM (2010) Software metadata: systematic characterization of the memory behaviour of dynamic applications. J Syst Software 83(6):1051–1075

    Google Scholar 

  8. Bellasi P, Fornaciari W, Siorpaes D (2010) A hierarchical distributed control for power and performances optimization of embedded systems. In: Müller-Schloer C, Karl W, Yehia S (eds) ARCS. Lecture Notes in Computer Science, vol 5974, Springer, pp 37–48

    Google Scholar 

  9. Chang H, Cooke L, Hunt M, Martin G, McNelly AJ, Todd L (1999) Surviving the SOC revolution: a guide to platform-based design. Kluwer Academic Publishers, Norwell, MA, USA

    Google Scholar 

  10. ARTEMIS Strategic Research Agenda Working Group (2006) Strategic research agenda: design methods and tools. Technical report, ARTEMIS

    Google Scholar 

  11. Duranton M, Yehia S, Sutter BD, Bosschere KD, Cohen A, Falsafi B, Gaydadjiev G, Katevenis M, Maebe J, Munk H, Navarro N, Ramirez A, Temam O, Valero M (2009) The HiPEAC 2012-2020 vision. Technical report, HiPEAC

    Google Scholar 

  12. Hübert H, Stabernack B (2009) Profiling-based hardware/software co-exploration for the design of video coding architectures. IEEE Trans. Circuits Sys Video Technol 19(11):1680–1691

    Article  Google Scholar 

  13. Corp N (2008) Nvidia geforce gtx 200 gpu. Architectural overview

    Google Scholar 

  14. Schwarz H, Marpe D, Wiegand T (2007) Overview of the scalable video coding extension of the h.264/avc standard. IEEE Trans Circuits Syst for Video Technol 17(9):1103–1120

    Article  Google Scholar 

  15. Ansari J, Zhang X, Achtzehn A, Petrova M, Mähönen P (2011) A flexible MAC development framework for congnitive radio systems. In: Procedings of the IEEE WCNC, Cancun, Mexico

    Google Scholar 

  16. Claudia C, Kaushik RC (2009) A survey on MAC protocols for cognitive radio networks. Ad Hoc Networks 7(7):1315–1329

    Article  Google Scholar 

  17. Zhang K, Lu J, Lafruit G (2009) Cross-based local stereo matching using orthogonal integral images. IEEE Trans Cir and Sys for Video Technol 19(7):1073–1079

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to C. Silvano .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this paper

Cite this paper

Silvano, C. et al. (2011). 2PARMA: Parallel Paradigms and Run-time Management Techniques for Many-Core Architectures. In: Voros, N., Mukherjee, A., Sklavos, N., Masselos, K., Huebner, M. (eds) VLSI 2010 Annual Symposium. Lecture Notes in Electrical Engineering, vol 105. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1488-5_5

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-1488-5_5

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-1487-8

  • Online ISBN: 978-94-007-1488-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics