Skip to main content

Yield Enhancement with a Novel Method in Design of Application-Specific Networks on Chips

  • Chapter
  • First Online:

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 90))

Abstract

Network on Chip (NoC) has been proposed as a new paradigm for designing System on Chip (SoC) which supports high degree of scalability and reusability. One of the most important issues in an NoC design is how to map an application on NoC-based architecture in order to satisfy the performance and cost requirements. In this paper a novel procedure is introduced to find an optimal application-specific NoC using Particle Swarm Optimization (PSO) and a linear function which considers communication cost, robustness index and contention factor. Communication cost is a common metric in evaluation of different mapping algorithms which have direct impact on power consumption and performance of the mapped NoC. Robustness index is used as a criterion for estimating fault-tolerant properties of NoCs and contention factor highly affects the latency, throughput and communication energy consumption. The experimental results on two real core graphs VOPD and MPEG-4 reveal the power of proposed procedure to explore design space and how effective designer can customize and prioritize the impact of metrics.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Shen W, Chao C, Lien Y, Wu A (2007), A new binomial mapping and optimization algorithm for reduced-complexity mesh-based on-chip network. Networks-on-chip, NOCS, 7–9 May 2007, pp 317–322

    Google Scholar 

  2. Janidarmian M, Khademzadeh A, Tavanpour M (2009) Onyx: a new heuristic bandwidth-constrained mapping of cores onto tile based Network on Chip. IEICE Electron Express 6(1):1–72

    Article  Google Scholar 

  3. Zhihua CUI, Xingjuan CAI, Jianchao ZENG (2009) Choatic performance-dependant particle swarm optimization. Int J Innov Comput Inf Control 5(4):951–960

    Google Scholar 

  4. Tornero R, Sterrantino V, Palesi M, Orduna JM (2009) A multi-objective strategy for concurrent mapping and routing in networks on chip. In: Proceedings of the 2009 IEEE international symposium on parallel & distributed processing, pp 1–8

    Google Scholar 

  5. Dally WJ, Towles B (2004) Principle and practice of interconnection network. Morgan Kaufmann, San Francisco

    Google Scholar 

  6. Glass CJ, Ni LM (1994) The turn model for adaptive routing. J Assoc Comput Mach 41(5):874–902

    Article  Google Scholar 

  7. Palesi M, Longo G, Signorino S, Holsmark R, Kumar S, Catania V (2008) Design of bandwidth aware and congestion avoiding efficient routing algorithms for networks-on-chip platforms. In: Second ACM/IEEE international symposium on networks-on-chip, NoCS 2008, pp 97–106

    Google Scholar 

  8. Palesi M, Holsmark R, Kumar S (2006) A methodology for design of application specific deadlock-free routing algorithms for NoC systems, hardware/software codesign and system synthesis. CODES + ISSS ‘06. In: Proceedings of the 4th international conference, pp 142–147

    Google Scholar 

  9. Chou C, Marculescu R (2009) Contention-aware application mapping for Network-on-Chip communication architectures computer design, 2008. IEEE international conference on ICCD 2008, vol 19, pp 164–169

    Google Scholar 

  10. Roshan Fekr A, Khademzadeh A, Janidarmian M, Samadi Bokharaei V (2010) Bandwidth/fault tolerance/contention aware application-specific NoC using PSO as a mapping generator. In: Lecture notes in engineering and computer science: proceedings of the world congress on engineering 2010, WCE 2010, 30 June–2 July 2010, London, UK, pp 247–252

    Google Scholar 

Download references

Acknowledgments

This chapter is an extended version of the paper [10] published at the proceedings of The World Congress on Engineering 2010, WCE 2010, London, UK.

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Atena Roshan Fekr .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Fekr, A.R., Janidarmian, M., Bokharaei, V.S., Khademzadeh, A. (2011). Yield Enhancement with a Novel Method in Design of Application-Specific Networks on Chips. In: Ao, SI., Gelman, L. (eds) Electrical Engineering and Applied Computing. Lecture Notes in Electrical Engineering, vol 90. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-1192-1_21

Download citation

  • DOI: https://doi.org/10.1007/978-94-007-1192-1_21

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-94-007-1191-4

  • Online ISBN: 978-94-007-1192-1

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics