Abstract
This chapter presents a validation in practice for the new DAC correction method for suppression of HD, which is presented in Chap. 13. An 180 nm CMOS test-chip implementation and a measurements setup are presented. The test-chip design uses functional unary segmentation of four 12 bit sub-DACs. Measurement results are reported for two different implementations of the method. The first implementation uses a single 12 bit conventional DAC to emulate two virtual sub-DACs, converting π/3 phase-shifted signals. Measurement results show more than 10 dB improvement of the DAC linearity. The second implementation of the method uses two real 12 bit sub-DACs, converting π/3 phase-shifted signals. Measurement results show SFDR = 80 dB for fin = 16.9 MHz. For OFDM-like multi-tone measurements, the measured improvement of the DAC linearity is about 8 dB.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Radulov, G., Quinn, P., Hegt, H., van Roermund, A. (2011). A Functional-Segmentation DAC Design Using Harmonic Distortion Suppression Method. In: Smart and Flexible Digital-to-Analog Converters. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/978-94-007-0347-6_17
Download citation
DOI: https://doi.org/10.1007/978-94-007-0347-6_17
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-94-007-0346-9
Online ISBN: 978-94-007-0347-6
eBook Packages: EngineeringEngineering (R0)