Abstract
This chapter presents an end-to-end hierarchy of bitstreams repository for FPGA-based networked and partially reconfigurable systems. This approach targets embedded systems with very scare hardware resources taking advantage of dynamic, specific and optimized architectures. The hierarchy is based on three specific levels: FPGA local repository, local network repository and wide network repository. It allows the download of partial bitstreams depending on FPGA embedded resources and gives access to local or remote servers when a complete portfolio of bitstreams is needed. Based on real implementations and measurements, results show that the proposal is functional, use a very little of hardware and software memory, and exhibits a download and reconfiguration time faster than state of the art solutions.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Becker M, Hubner M, Ullmann M (2003) Power estimation and power measurement of Xilinx Virtex FPGAs: trade-offs and limitations. In: Proceedings of the 16th symposium on Integrated circuits and systems design table of contents. IEEE Comput Soci, Washington, p 283
Delahaye JPh, Gogniat G, Roland C, Bomel P (2004) Software radio and dynamic reconfiguration on a DSP/FPGA platform. Frequenz J Telecommun 58:152–159
Xilinx ICAP. http://forums.xilinx.com/xlnx/attachments/xlnx/elinux/494/1/opb_hwicap.pdf
Hubner M, Ullmann M, Weissel F, Becker J (2004) Real-time configuration code decompression for dynamic FPGA self-reconfiguration. In: 18th international parallel and distributed processing symposium (IPDPS ’04), workshop 3 IEEE Comput Soc, Los Alamitos
Hubner M, Becker T, Becker J (2004) Real time LUT-based network topologies for dynamic and partial FPGA self-reconfiguration. In: Proceedings of the 17th symposium on integrated circuits and system design. ACM, New York
Bodba C, Majer M, Ahmadinia A, Haller T, Linarth A, Teich J (2007) Increasing flexibility in FPGA-based reconfigurable platforms: the Erlangen slot machine. In: Proceedings of the conference on field-programmable technology (FPT), pp 37–42
Xilinx (2006) Xapp433. Web server design using microblaze soft processor
Dunkels A. lwIP. http://www.sics.se/~adam/lwip/
Lagger A, Upegui E, Sanchez E (2006) Self reconfigurable pervasive platform for cryptographic application. In: International conference on field programmable logic and applications, FPL ’06
Williams J, Bergmann N (2004) Embedded Linux as a platform for dynamically self-reconfiguring systems-on-chip. In: Proceedings of the international conference on engineering of reconfigurable systems and algorithms. CSREA Press, USA
Ethernet. Carrier sense multiple access with collision detection (CSMA/CD) access method and physical layer. IEEE Standard 802.3
Bomel P, Gogniat G, Diguet JPh (2008) A networked lightweight and partially reconfigurable platform. Patent FR 08 50641 – N/R BFF 08P0055
Rind AR, Shahzad K, Qadir MA (2006) Evaluation and comparison of TCP and UDP over Wired-cum-Wireless LAN. In: IEEE multitopic conference, INMIC ’06
Uchida T (2008) Hardware-based TCP processor for gigabit ethernet. IEEE Trans Nucl Sci 55(3):1631–1637
WIFI. Wireless LAN medium access control (MAC) and physical layer (PHY) specifications
Ploplys NJ, Alleyne AG (2003) UDP network communication for distributed wireless control. In: Proceedings of the ACC, Denver, CO, pp 3335–3340
RFC1122 (1989) Requirements for internet hosts – communication layers
RFC793 (1981) Transmission control protocol
RFC768 (1980) User datagram protocol
National Instruments (2009) Building networked applications with the LabWindows/CVI UDP support library
Grewal J, DeDourek JM (2004) Provision of QoS in wireless networks. In: Annual conference on communication networks and services research. IEEE Comput Soc, Los Alamitos
Raknet. http://www.jenkinssoftware.com
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Crenne, J., Bomel, P., Gogniat, G., Diguet, JP. (2011). End-to-End Bitstreams Repository Hierarchy for FPGA Partially Reconfigurable Systems. In: Gogniat, G., Milojevic, D., Morawiec, A., Erdogan, A. (eds) Algorithm-Architecture Matching for Signal and Image Processing. Lecture Notes in Electrical Engineering, vol 73. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9965-5_8
Download citation
DOI: https://doi.org/10.1007/978-90-481-9965-5_8
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9964-8
Online ISBN: 978-90-481-9965-5
eBook Packages: EngineeringEngineering (R0)