Skip to main content

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 73))

Abstract

This chapter presents the usefulness of predictive and adaptive caching methods for the traversal of both uniform and recursive 3D grid structures. Recursive data structures are used in several image processing kernels and their efficient management is one challenge to save silicon area and reduce the power consumption due to the data transport. The described architectures greatly reduce the needs in term of bandwidth by exploiting the spatial and temporal locality of memory accesses during ray shooting in uniform and recursive grids. To maximize the cache efficiency, the original kernel is transformed to a “phase locked” ray-packet based propagation algorithm. Our results show that well-suited caching strategies can indeed yield significant performance gains during the traversal of both uniform and hierarchical grids. This emphasizes the relevance of semi-general purpose multi-dimensional predictive caches.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Notes

  1. 1.

    Which may be emitted or re-emitted light (rendering), density (PET reconstruction), attenuation (X-ray based reconstruction), ….

  2. 2.

    Indeed, if it is not the case along one or more axes, we can bring ourselves back to the case where it is by taking as absolute cell position the one’s complement of the actual cell position along those axes. Of course, the “correct” position must still be used for the memory accesses. This strategy is suggested in [20], where the reader may find extensive detail of such an approach.

  3. 3.

    A ray phase is the ray coordinate along the phase axis.

  4. 4.

    http://sorteo.cermep.fr/.

References

  1. Akenine-Möller T, Haines E, Hoffman N (2008) Real-time rendering, 3rd edn. AK Peters, Natick

    Book  Google Scholar 

  2. Amanatides J, Woo A (1987) A fast voxel traversal algorithm for ray tracing. In: Eurographics ’87. Elsevier, North-Holland, Amsterdam, pp. 3–10

    Google Scholar 

  3. Ang S-S, Constantinides GA, Luk W, Cheung PYK (2008) Custom parallel caching schemes for hardware-accelerated image compression. J Real-Time Image Process 3(4):289–302

    Article  Google Scholar 

  4. Felzenszwalb PF, Huttenlocher DP (2006) Efficient belief propagation for early vision. International Journal of Computer Vision 70(1)

    Google Scholar 

  5. Glassner AS (October 1984) Space subdivision for fast ray tracing. IEEE Comput Graph Appl 4(10):15–22

    Google Scholar 

  6. Grimm S, Bruckner S, Kanitsar A, Meister EG (October 2004) A refined data addressing and processing scheme to accelerate volume raycasting. Comput Graph 28(5):719–729

    Article  Google Scholar 

  7. Havran V (November 2000) Heuristic ray shooting algorithms. Ph.D. thesis. Department of Computer Science and Engineering, Faculty of Electrical Engineering, Czech Technical University in Prague

    Google Scholar 

  8. Kanus U, Wetekam G, Hirche J (July 2003) VoxelCache: a cache-based memory architecture for volume graphics. In: Eurographics/SIGGRAPH workshop on graphics hardware, pp. 76–83

    Google Scholar 

  9. Klimaszewski KS, Sederberg TW (January–February 1997) Faster ray tracing using adaptive grids. IEEE Comput Graph Appl 17(1):42–51

    Article  Google Scholar 

  10. Krüger J, Westermann R (2003) Acceleration techniques for GPU-based volume rendering. In: Proceedings IEEE visualization 2003

    Google Scholar 

  11. Köse C, Chalmers A (July 1997) Profiling for efficient parallel volume visualisation. Parallel Comput 23(7)

    Google Scholar 

  12. Larabi Z, Mathieu Y, Mancini S (June 2009) Efficient data access management for FPGA-based image processing socs. In: Proceedings of the 2009 IEEE/IFIP international symposium on rapid system prototyping, pp. 159–165

    Google Scholar 

  13. Lorensen WE, Cline HE (1987) Marching cubes: a high resolution 3d surface construction algorithm. SIGGRAPH Comput Graph 21(4):163–169

    Article  Google Scholar 

  14. Mancini S, Desvignes M (2006) Ray casting on a SoPC platform: algorithm and memory tradeoff. In: IEEE conference on computer information technology, Seoul, Korea. IEEE, Los Alamitos

    Google Scholar 

  15. Mancini S, Eveno N (November 2004) An IIR based 2D adaptive and predictive cache for image processing. In: DCIS 2004, p. 85

    Google Scholar 

  16. nVidia. Cuda sdk. http://developer.download.nvidia.com/compute/cuda/sdk/website/samples.html

  17. Osborne R, Pfister H, Lauer H, McKenzie N, Gibson S, Hiatt W, Ohkami T (1997) EM-Cube: an architecture for low-cost real-time volume rendering. In: 1997 SIGGRAPH/eurographics workshop on graphics hardware. ACM, New York

    Google Scholar 

  18. Pfister H, Kaufman A, Chiueh T-c (1994) Cube-3: A real-time architecture for high-resolution volume visualization. In: Kaufman A, Krueger W (eds) 1994 symposium on volume visualization, pp. 75–82

    Google Scholar 

  19. Pfister H, Kaufman AE (1996) Cube-4 – a scalable architecture for real-time volume rendering. In: VVS, p. 47

    Google Scholar 

  20. Revelles J, Ureña C, Lastra M (2000) An efficient parametric algorithm for octree traversal

    Google Scholar 

  21. Strengert M et al. (2004) Large volume visualization of compressed time-dependent datasets on GPU clusters. Parallel Comput 31(2)

    Google Scholar 

  22. Wetekam G, Staneker D, Kanus U, Wand M (2005) A hardware architecture for multi-resolution volume rendering. In: HWWS ’05: proceedings of the ACM SIGGRAPH/EUROGRAPHICS conference on graphics hardware. ACM, New York, pp. 45–51

    Chapter  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Tomasz Toczek .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2011 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Toczek, T., Mancini, S. (2011). Efficient Memory Management for Uniform and Recursive Grid Traversal. In: Gogniat, G., Milojevic, D., Morawiec, A., Erdogan, A. (eds) Algorithm-Architecture Matching for Signal and Image Processing. Lecture Notes in Electrical Engineering, vol 73. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9965-5_2

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9965-5_2

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9964-8

  • Online ISBN: 978-90-481-9965-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics