Abstract
The new Reconfigurable Video Coding (RVC) standard of MPEG marks a transition in the way video coding algorithms are specified. Imperative and monolithic reference software is replaced by a collection of interconnected, concurrent functional units (FUs) that are specified with the actor-oriented CAL language. Different connections between the FUs lead to different decoders: all previous standards (MPEG-2 MP, MPEG-4 SP, AVC, SVC, …) can be built with RVC FUs. The RVC standard does not specify a schedule or scheduling heuristic for running the decoder implementations consisting of FUs. Previous work has shown a way to produce efficient quasi-static schedules for CAL actor networks. This paper discusses the mapping of RVC FUs to multiprocessor systems, utilizing quasi-static scheduling. A design space exploration tool has been developed, that maps the FUs to a multiprocessor system in order to maximize the decoder throughput. Depending on the inter-processor communication cost, the tool points out different mappings of FUs to processing elements.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Lucarz C, Amer I, Mattavelli M(2009) Reconfigurable video coding: objectives and technologies. In: IEEE international conference on image processing, Cairo, Egypt. IEEE, Cairo
Altera (2009) Altera corp. Nios II processor reference handbook. http://www.altera.com/literature/hb/nios2/n2sw_nii5v2.pdf
Amer I, Lucarz C, Roquier G, Mattavelli M, Raulet M, Nezan JF, Deforges O (2009) Reconfigurable video coding on multicore: the video coding standard for multi-core platforms. IEEE Signal Process Mag, Special issue on multicore platforms 26(6):113–123
Boutellier J (2009) Quasi-static scheduling for fine-grained embedded multiprocessing. PhD thesis, Department of electrical and information engineering, University of Oulu, Finland
Boutellier J, Lucarz C, Lafond S, Martin Gomez V, Mattavelli M (2009) Quasi-static scheduling of CAL actor networks for reconfigurable video coding. J Signal Process Syst. doi:10.1007/s11265-009-0389-5
Boutellier J, Martin Gomez V, Lucarz C, Mattavelli M, Silvén O (2009) Multiprocessor scheduling of dataflow models within the reconfigurable video coding framework. In: Conference on design and architectures for signal and image processing (DASIP), Sophia Antipolis, France
Cheng KT, Krishnakumar AS (1993) Automatic functional test generation using the extended finite state machine model. In: DAC ’93: proceedings of the 30th international design automation conference. ACM, New York, pp 86–91. doi:http://doi.acm.org/10.1145/157485.164585
Eker J, Janneck JW (2003) CAL language report. Technical Report UCB/ERL M03/48, UC Berkeley
Eker J, Janneck JW, Lee EA, Liu J, Liu X, Ludvig J, Neuendorffer S, Sachs S, Xiong Y (2003) Taming heterogeneity – the Ptolemy approach. Proc IEEE 91(1):127–144
Gorin J, Nezan JF, Raulet M, Wipliez M (2009) Open RVC-CAL compiler. http://sourceforge.net/projects/orcc
Lee EA (1988) VLSI signal processing III: recurrences, iteration, and conditionals in statically scheduled block diagram languages. IEEE Press, New York, pp 330–340
Lee EA, Messerschmitt DG (1987) Synchronous data flow. Proc IEEE 75(9):1235–1245
Lucarz C, Mattavelli M, Wipliez M, Roquier G, Raulet M, Janneck JW, Miller ID, Parlour DB (2008) Dataflow/actor-oriented language for the design of complex signal processing systems. In: Conference on design and architectures for signal and image processing, Bruxelles, Belgium, pp 168–175
MPEG (2008) ISO/IEC FCD 23002-4 Information technology – MPEG video technologies – part 4: video tool library
Oh H, Ha S (2002) Hardware-software cosynthesis of multi-mode multi-task embedded systems with real-time constraints. In: CODES ’02: proceedings of the tenth international symposium on hardware/software codesign, Estes Park, CO, pp 133–138. doi:http://doi.acm.org/10.1145/774789.774817
Olsson T, Carlsson A, Wilhelmsson L, Eker J, von Platen C (2010) A reconfigurable OFDM inner receiver implemented in the CAL dataflow language. In: Proc IEEE international symposium on circuits and systems (ISCAS), Paris, France
Pino JL, Bhattacharyya SS, Lee EA (1995) A hierarchical multiprocessor scheduling system for DSP applications. In: Asilomar conference on signals, systems and computers, vol 1, Pacific Grove, CA, pp 122–126. doi:10.1109/ACSSC.1995.540525
Sriram S, Bhattacharyya SS (2000) Embedded multiprocessors: scheduling and synchronization. Marcel Dekker, New York
Wilf HS (2000) Lectures on integer partitions. http://www.math.upenn.edu/~wilf/pims/pimslectures.pdf
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2011 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Boutellier, J., Lucarz, C., Gomez, V.M., Mattavelli, M., Silvén, O. (2011). Multiprocessor Scheduling of Dataflow Programs within the Reconfigurable Video Coding Framework. In: Gogniat, G., Milojevic, D., Morawiec, A., Erdogan, A. (eds) Algorithm-Architecture Matching for Signal and Image Processing. Lecture Notes in Electrical Engineering, vol 73. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9965-5_11
Download citation
DOI: https://doi.org/10.1007/978-90-481-9965-5_11
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9964-8
Online ISBN: 978-90-481-9965-5
eBook Packages: EngineeringEngineering (R0)