Skip to main content

XLC storage

  • Chapter
  • First Online:
Inside NAND Flash Memories

Abstract

The obvious advantage of designing NAND devices capable of storing n-bit/cell (where n is currently 2, 3, and 4) is the resulting reduction in area occupation of the matrix. However, the benefits of 3-bit/cell (or 8-Level-Cell, 8LC) and 4-bit/cell (or 16-Level-Cell, 16LC) technologies don’t come for free.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 189.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 249.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 249.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Noboru Shibata et al. U.S. Patent No. 7443724 - Semiconductor memory device for storing multivalued data Assignee: Kabushiki Kaisha Toshiba (Tokyo, JP).

    Google Scholar 

  2. Yan Li et al. A 16Gb 3b/ Cell NAND Flash Memory in 56nm with 8MB/s Write Rate Solid-State Circuits Conference, 2008. Digest of Technical Papers. ISSCC 2008 IEEE International Feb. 2008 Page(s): 506–507, 632.

    Google Scholar 

  3. Yan Li et al. A 16 Gb 3-Bit Per Cell (X3) NAND Flash Memory on 56 nm Technology With 8 MB/s Write Rate, Solid-State Circuits, IEEE Journal of Volume 44, Issue 1, Jan. 2009 Page(s):195–207.

    Article  Google Scholar 

  4. Seung-Ho Chang et al. A 48nm 32Gb 8-level NAND flash memory with 5.5MB/s program throughput Solid-State Circuits Conference, 2009. Digest of Technical Papers. ISSCC. 2009 IEEE International Feb 2009 Page(s): 240–241,241a.

    Google Scholar 

  5. Takuya Futatsuyama et al. A 113mm 2 32Gb 3b/cell NAND flash memory Solid-State Circuits Conference, 2009. Digest of Technical Papers. ISSCC 2009 IEEE International Feb. 2009 Page(s): 242–243.

    Google Scholar 

  6. Marotta G. G. et al. A 3bit/Cell 32Gb NAND Flash Memory at 34nm with 6MB/s Program Throughput and with Dynamic 2b/Cell Blocks Configuration Mode for a Program Throughput Increase up to 13MB/s Solid-State Circuits Conference, 2010. Digest of Technical Papers. ISSCC 2010 IEEE International Feb 2010 Page(s): 444–445.

    Google Scholar 

  7. Shibata, N. et al. A 70 nm 16 Gb 16-Level-Cell NAND flash Memory IEEE Journal of Solid-Stare Circuits, Vol. 43, No. 4, April 2008 Page(s):929–937.

    Article  Google Scholar 

  8. Trinh, C. et al. A 5.6MB/s 64Gb 4b/Cell NAND Flash memory in 43nm CMOS Solid-State Circuits Conference, 2009. Digest of Technical Papers. ISSCC 2009 IEEE International Feb 2009 Page(s): 246–247.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to R. Micheloni .

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Micheloni, R., Crippa, L. (2010). XLC storage. In: Inside NAND Flash Memories. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9431-5_16

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9431-5_16

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9430-8

  • Online ISBN: 978-90-481-9431-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics