Abstract
Redundancy is part of the NAND circuits which take care of its reliability. In addition to redundancy, modern NAND Flash use error correction codes to improve device reliability.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
R. Micheloni, A. Marelli, R. Ravasio “Error Correction Codes for Non-Volatile Memories”, Springer, 2008.
G. Campardo, R. Micheloni, D. Novosel “VLSI-Design of Non-Volatile Memories”, Springer, 2005.
R. Micheloni, A. Marelli, R. Ravasio “Nand Flash Memory Device with ECC protected reserved area for Non-Volatile Storage of Redundancy Data”, United States Patents US2008/0065937 A1, Mar 13, 2008.
Koji Sakui, Kang-Deog Suh “Nand Flash Memory Technology”, Wiley,2008
R. Micheloni et al. “A 4Gb 2b/cell NAND Flash Memory with Embedded 5b BCH ECC for 36MB/s System Read Throughput Solid-State Circuits Conference”, Digest of Technical Papers ISSCC 2006 IEEE International, Feb. 2006, pp. 497–506.
R. Adrian Cernea, “Nonvolatile Erasable Flash NAND Memories”, SanDisk Corporation, Santa Clara Valley (SCV), IEEE Solid State Circuits Society, April 2008.
K. Takeuchi, T. Tanaka, T. Tanzawa “A Multipage cell Architecture for High-Sped Programming Multilevel NAND Flash memories”, IEEE Journal of Solid state circuits, Vol. 33, No. 8, Aug 1997
Non-Volatile Memory Technology-Today and Tomorrow”, Physical and Failure Analysis of Integrated Circuits, 2006. 13th International Symposium on the, pp.18–23, 3–7 July 2006.
P. Cappelletti, C. Golla, P. Olivo, E. Zanoni, Eds., “Flash Memories”. Boston, MA: Kluwer, 1999, ch. 5.
What we have learned on flash memory reliability in the last ten years”, Electron Devices Meeting, 2004. IEDM Technical Digest. IEEE.
M. Annaratone, “Digital CMOS Circuit Design”. Boston, MA: Kluwer.
H. Arakawa, “Address Decoder Circuit for Non-Volatile Memory”, United States Patents 5,039,882, August 13, 1991.
S. Aritome, “Advanced Flash Memory Technology and Trends for File Storage Application”, IEDM Technical Digest, pp. 763–766, 2000.
S. Atsumi et al., “A 3.3V-only 16 Mb Flash Memory with Row-Decoding scheme”, 1996 IEEE Int. Solid-State Circuits Conference. Digest of Technical Papers, pp. 42-43, February 1996.
R. Bez et al., “Introduction to Flash Memory”, Proceedings of the IEEE, vol.91, pp. 554–568, 2003.
G. Campardo et al., “An overview of Flash Architectural Developments”, IEEE Proceedings of the, vol. 91, No. 4, pp. 523–536, April 2003.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Marelli, A., Micheloni, R. (2010). Redundancy. In: Inside NAND Flash Memories. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9431-5_13
Download citation
DOI: https://doi.org/10.1007/978-90-481-9431-5_13
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9430-8
Online ISBN: 978-90-481-9431-5
eBook Packages: EngineeringEngineering (R0)