Abstract
Microelectronics’ impressive success can be attributed to three major factors: The transition for analogue to digital circuits as Gordon Moore predicted as early as in 1965 in his visionary paper [1] A virtuous innovation circle which fuelled the exponentional growth in revenue of this industry The decoupling of process and design flows with clear interfaces and sign-offs
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
G.E. Moore, Cramming more components onto integrated circuits. Electronics 38(8) (April 19, 1965); reproduced in Proc. IEEE, 86(1), 82–85 (1998)
N.S. Nagaraj, Impact of interconnect technology scaling on SOC design methodologies, 2005 IEEE International Interconnect Technology Conference, pp. 71–73, 2005
International Technology Roadmap for Semiconductors, 2007 edition; http://www.itrs.net
F. Lorut, M. Lamy, S. Fabre, M. de la Bardonnie, K. Ly, R. Ross, C. Wyon, L. F. T. Kwakman, An effective failure analysis strategy for the introduction of 90 and 65 nm CMOS technology nodes, 2005 International Symposium for Testing and Failure Analysis, paper # 19-1, 2005
A. J. Strojwas, Tutorial on design for manufacturability for physical design, 2005 International Symposium on Physical Design, 2005; the presentation is available at http://www.sigda.org/ispd2005/ispd05/papers/2005/ispd05/htmfiles/ispdtoc.htm
E.J. Nowak, Turning silicon on his edge. IEEE Circuit Devices Magaz 20(1), 20–31 (2004)
C. Ababei, Y. Feng, B. Goplen, H. Mogal, T. Zhang, K. Bazargan, S.S. Sapatnekar, Placement and routing in 3D integrated circuits. IEEE Des Test Comput 22, 520–529 (2005)
J. M. Rabaey, Curing the ailments of nanometer CMOS through self-healing and resiliency, 2006 IEEE SoC Conference, 2006
R. Sarpeshkar, Analog versus digital: extrapolating from electronics to neurobiology. Neural Comput 10(7), 1601–1638 (1998)
K. Nikolić, D. Berzon, M. Forshaw, Relative performance of three nanoscale devices—CMOS, RTDs and QCAs—against a standard computing task. Nanotechnology 12, 38–43 (2001)
G. Moore, No exponential is forever, but “forever” can be delayed! 2003 IEEE International Solid-State Circuits Conference, paper # 1.1, 2003
D. Hutchenson, The R&D crisis. VLSI Research Doc:600201, Jan 28, 2005
H. Eul, Semiconductor industry in transition. Presented at ISS Europe 2008
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Brillouët, M. (2010). Synergy Between Design and Technology: A Key Factor in the Evolving Microelectronic Landscape. In: Amara, A., Ea, T., Belleville, M. (eds) Emerging Technologies and Circuits. Lecture Notes in Electrical Engineering, vol 66. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9379-0_1
Download citation
DOI: https://doi.org/10.1007/978-90-481-9379-0_1
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-9378-3
Online ISBN: 978-90-481-9379-0
eBook Packages: EngineeringEngineering (R0)