Skip to main content

Isolating Failure Causes

  • Chapter
  • First Online:
Debugging at the Electronic System Level
  • 592 Accesses

Abstract

The so far introduced deductive, observational, and inductive techniques already facilitate and accelerate debugging of system models. However, the automatic determination of actual failure causes is not achieved by these techniques. This chapter proposes an experimentation technique that uses a series of experiments in terms of multiple controlled simulation runs of the fully integrated system. There, this debugging technique aims at an automatic and systematic isolation of failure causes (see Figure 6.1).

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. A. Zeller. WHY PROGRAMS FAIL - A Guide to Systematic Debugging. Morgan Kaufmann, 2005.

    Google Scholar 

  2. A. Zeller and R. Hildebrandt. Simplifying and Isolating Failure-inducing Input. IEEE Transactions on Software Engineering, 28(2):183–200, 2002.

    Article  Google Scholar 

  3. G. Misherghi and Z. Su. HDD: Hierarchical Delta Debugging. In International Conference on Software Engineering, pp. 142–151, 2006.

    Google Scholar 

  4. E. Cheung, P. Satapathy, Vi. Pham, H. Hsieh, and Xi. Chen. Runtime Deadlock Analysis of SystemC Designs. In IEEE International High-Level Design Validation and Test Workshop, pp. 187–194, 2006.

    Google Scholar 

  5. Xi Chen, A. Davare, H. Hsieh, A. Sangiovanni-Vincentelli, and Y. Watanabe. Simulation Based Deadlock Analysis for System Level Designs. In Design Automation Conference, pp. 260–265, 2005.

    Google Scholar 

  6. S. Savage, M. Burrows, G. Nelson, P. Sobalvarro, and T. Anderson. Eraser: A Dynamic Data Race Detector for Multithreaded Programs. ACM Transactions on Computer Systems, 15(4):391–411, 1997.

    Article  Google Scholar 

  7. E. Pozniansky and A. Schuster. Efficient On-the-Fly Data Race Detection in Multithreaded C++ Programs. In Principles and Practice of Parallel Programming, pp. 179–190, 2003.

    Google Scholar 

  8. Y. Yu, T. Rodeheffer, and W. Chen. RaceTrack: Efficient Detection of Data Race Conditions via Adaptive Tracking. ACM SIGOPS Operating Systems Review, 39(5):221–234, 2005.

    Article  Google Scholar 

  9. T.A. Henzinger, R. Jhala, and R. Majumdar. Race Checking by Context Inference. In International Conference on Programming Language Design and Implementation, pp. 1–13, 2004.

    Google Scholar 

  10. S.D. Stoller. Model-Checking Multi-threaded Distributed Java Programs. In International SPIN Workshop on SPIN Model Checking and Software Verification, pp. 224–244, 2000.

    Google Scholar 

  11. M. Das, S. Lerner, and M. Seigle. ESP: Path-Sensitive Program Verification in Polynomial Time. In Conference on Programming Language Design and Implementation, pp. 57–68, 2002.

    Google Scholar 

  12. H. Foster. Seven Habits of Effective Formal Verification Planning. In SOCcentral, [Online], http://www.soccentral.com accessed May 2008.

  13. A. Siebenborn, O. Bringmann, and W. Rosenstiel. Worst-case Performance Analysis of Parallel, Communicating Software Processes. In International Workshop on Hardware/Software Codesign, pp. 37–42, 2002.

    Google Scholar 

  14. A. Zeller. Using Delta Debugging - A short tutorial. [Online], http://www.st.cs.uni-sb.de/dd/ddusage.php3 accessed October 2008.

  15. Fraunhofer IIS. “Modeling SystemC” training class. [Online], http://www.iis.fraunhofer.de/bf/train/kurse/sysc accessed October 2008.

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Frank Rogin .

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Rogin, F., Drechsler, R. (2010). Isolating Failure Causes. In: Debugging at the Electronic System Level. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9255-7_6

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9255-7_6

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9254-0

  • Online ISBN: 978-90-481-9255-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics