Skip to main content
SpringerLink
Log in

ESL Design and Verification

  • Chapter
  • First Online:
Debugging at the Electronic System Level

  • 632 Accesses

Abstract

First, the state-of-the-art of modeling and verification at the ESL is briefly summarized in this chapter. As SystemC has been developed as a de-facto standard for system level design over the past few years, it is used for practical demonstration purposes in this book. Next, the introduced ESL methodologies and techniques are discussed under the SystemC perspective. Finally, our systematic debugging approach for ESL designs is described.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. International Technology Roadmap for Semiconductors - Design, ITRS Edition 2007. [Online], http://www.itrs.net accessed January 2009.

  2. B. Bailey, G. Martin, and A. Piziali. ESL Design and Verification: A Prescription for Electronic System Level Methodology. Morgan Kaufmann, 2007.

    Google Scholar 

  3. D.D. Gajski, F. Vahid, S. Narayan, and J. Gong. Specification and Design of Embedded Systems. Prentice Hall, Englewood Cliffs, NJ, 1994.

    MATH  Google Scholar 

  4. T. Kogel. Peripheral Modeling for Platform Driven ESL Design. In PlatformBased Design at the Electronic System Level, pp. 71–85, Springer, 2006.

    Chapter  Google Scholar 

  5. J. Teich and C. Haubelt. Digitale Hardware/Software-Systeme. 2.erweiterte Auflage, Springer-Verlag Berlin Heidelberg, 2007.

    MATH  Google Scholar 

  6. TLM Working Group. OSCI TLM2 User Manual. In TLM2 documentation package, [Online], http://www.systemc.org, accessed July 2008.

  7. G. Fey and R. Drechsler. Improving Simulation-Based Verification by Means of Formal Methods. In Asia and South Pacific Design Automation Conference, pp. 640–643, 2004.

    Google Scholar 

  8. P. Ashenden. The Designer’s Guide to VHDL. Morgan Kaufmann, 3rd revised edition, 2006.

    Google Scholar 

  9. S. Palnitkar. Verilog HDL: A Guide to Digital Design and Synthesis. Prentice Hall, 2nd edition, 2003.

    Google Scholar 

  10. IEEE Computer Society. IEEE Standard SystemC Language Reference Manual. 2006.

    Google Scholar 

  11. D. C. Black, J. Donovan, B. Bunton, and A. Keist. SystemC: From the Ground Up. Spinger, 2nd edition, 2008.

    Google Scholar 

  12. H. Foster, A. Krolnik, and D. Lacey. Assertion-Based Design. Kluwer, 2003.

    Book  Google Scholar 

  13. D. Abts, M. Roberts, and D.J. Lilja. A Balanced Approach to High-level Verification: Performance Trade-offs in Verifying Large-scale Multiprocessors. In International Conference on Parallel Processing, pp. 505–510, 2000.

    Google Scholar 

  14. T. Kropf. Introduction to Formal Hardware Verification. Springer, 1999.

    Book  MATH  Google Scholar 

  15. L. Wos, R. Overbeek, E. Lusk, and J. Boyle. Automated Reasoning: Introduction and Applications. McGraw-Hill, 2nd edition, 1992.

    MATH  Google Scholar 

  16. A. Kuehlmann, V. Paruthi, F. Krohm, and M.K. Ganai. Robust Boolean Reasoning for Equivalence Checking and Functional Property Verification. IEEE Transactions in Computer-Aided Design, 21(12):1377–1394, 2002.

    Article  Google Scholar 

  17. E.M. Clarke, O. Grumberg, and D.A. Peled. Model checking. MIT Press, Cambridge, MA, 2000.

    Google Scholar 

  18. D. Brand. Redundancy and Don’t Cares in Logic Synthesis. IEEE Transactions on Computers, 32(10):947–952, 1983.

    Article  MathSciNet  MATH  Google Scholar 

  19. J. Bormann, S. Beyer, A. Maggiore, M. Siegel, S. Skalberg, T. Blackmore, and F. Bruno. Complete Formal Verification of TriCore2 and Other Processors. In DVCon, 2007.

    Google Scholar 

  20. R. Nieuwenhuis, A. Oliveras, and C. Tinelli. Solving SAT and SAT Modulo Theories: From an Abstract Davis-Putnam-Logemann-Loveland Procedure to DPLL(T). Journal of the ACM, 53(6):937–977, 2006.

    Article  MathSciNet  Google Scholar 

  21. M. Fujita, I. Gosh, and M. Prasad. Verification Techniques for System-Level Design. Morgan Kaufmann Series in Systems on Silicon, 2007.

    Google Scholar 

  22. IEEE Computer Society. IEEE Standard for SystemVerilog-Unified Hardware Design, Specification, and Verification Language. 2005.

    Google Scholar 

  23. IEEE Computer Society. IEEE Standard for Property Specification Language. 2005.

    Google Scholar 

  24. Accellera Organization. Accellera Standard OVL V2. [Online], http://www.accellera.org accessed April 2008.

  25. J. Yuan, C. Pixley, and A. Aziz. Constraint-Based Verification. Springer, 2006.

    MATH  Google Scholar 

  26. SystemC Verification Group. SystemC Verification Standard Specification - Version 1.0e. [Online], http://www.systemc.org accessed November 2008.

  27. D. Große, R. Ebendt, and R. Drechsler. Improvements for Constraint Solving in the SystemC Verification Library. In Great Lakes Symposium on VLSI, pp. 493–496, 2007.

    Google Scholar 

  28. D. Große, R. Wille, R. Siegmund, and R. Drechsler. Contradiction Analysis for Constraint-Based Random Simulation. In Forum on Specification & Design Languages, pp. 130–135, 2008.

    Google Scholar 

  29. K. R.G. da Silva, E. U.K. Melcher, and G. Araujo. An Automatic Testbench Generation tool for a SystemC Functional Verification Methodology. In Symposium on Integrated Circuits and System Design, pp. 66–70, 2004.

    Google Scholar 

  30. S. Park and S. Chae. A C/C++-Based Functional Verification Framework Using the SystemC Verification Library. In IEEE International Workshop on Rapid System Prototyping, pp. 237–239, 2005.

    Google Scholar 

  31. F. Ghenassia. Transaction-Level Modeling with SystemC. Kluwer Academic Publishers, 2006.

    Google Scholar 

  32. D. Große, H. Peraza, W. Klingauf, and R. Drechsler. Measuring the Quality of a SystemC Testbench by Using Code Coverage Techniques. In Embedded Systems Specification and Design Languages: Selected Contributions from FDL’07, pp. 73-86, Springer, 2008.

    Chapter  Google Scholar 

  33. J. Ruf, D.W. Hoffmann, T. Kropf, and W. Rosenstiel. Simulation-Guided Property Checking on Multi-Valued AR-Automata. In Design, Automation and Test in Europe, pp. 742–748, 2001.

    Google Scholar 

  34. A. Habibi and S. Tahar. On the Extension of SystemC by SystemVerilog Assertions. In Canadian Conference on Electrical and Computer Engineering, Volume: 4, pp. 1869–1872, 2004.

    Google Scholar 

  35. A. Habibi and S. Tahar. Design and Verification of SystemC Transaction-Level Models. IEEE Transactions on VLSI Systems, 14(1):57–68, 2006.

    Article  Google Scholar 

  36. D. Große and R. Drechsler. Checkers for SystemC Designs. In International Conference on Formal Methods and Models for Codesign, pp. 171–178, 2004.

    Google Scholar 

  37. N. Bombieri, A. Fedeli, and F. Fummi. On PSL Properties Re-use in SoC Design Flow Based on Transaction Level Modeling. In International Workshop on Microprocessor Test and Verification, pp. 127–132, 2005.

    Google Scholar 

  38. A. Dahan, D. Geist, L. Gluhovsky, D. Pidan, G. Shapir, Y. Wolfsthal, L. Benalycherif, R. Kamidem, and Y. Lahbib. Combining System Level Modeling with Assertion based Verification. In International Symposium on Quality of Electronic Design, pp. 310–315, 2005.

    Google Scholar 

  39. B. Niemann and C. Haubelt. Assertion-Based Verification of Transaction Level Models. In Workshop “Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen”, pp. 232–236, 2006.

    Google Scholar 

  40. O. Spinczyk, D. Lohmann, and M. Urban, AspectC++: an AOP Extension for C++. Software Developer’s Journal, pp. 68–76, 2005.

    Google Scholar 

  41. A. Kasuya and T. Tesfaye. Verification Methodologies in a TLM-to-RTL Design Flow. In Design Automation Conference, pp. 199–204, 2007.

    Google Scholar 

  42. W. Mueller, J. Ruf, D. Hoffmann, J. Gerlach, T. Kropf, and W. Rosenstiehl. The Simulation Semantics of SystemC. In Design, Automation and Test in Europe, pp. 64–70, 2001.

    Google Scholar 

  43. A. Habibi and S. Tahar. On the Transformation of SystemC to AsmL Using Abstract Interpretation. Electronic Notes in Theoretical Computer Science, Vol. 131:39–49, 2005.

    Article  Google Scholar 

  44. A. Salem. Formal Semantics of Synchronous SystemC. In Design, Automation and Test in Europe, pp. 376–381, 2003.

    Google Scholar 

  45. GNU test coverage program gcov. [Online], http://gcc.gnu.org/onlinedocs/gcc/Gcov.html accessed June 2008.

  46. P. Godefroid. Model checking for programming languages using VeriSoft. In Symposium on Principles of Programming Languages, pp. 174–186, 1997.

    Google Scholar 

  47. D. Kröning and N. Sharygina. Formal Verification of SystemC by Automatic Hardware/Software Partitioning. In Conference on Formal Methods and Programming Models for Codesign, pp. 101–110, 2005.

    Google Scholar 

  48. K. Oumalou, A. Habibi, and S. Tahar. Design for verification of a PCI bus in SystemC. In International Symposium on System-on-Chip, pp. 201–204,2004.

    Google Scholar 

  49. M. Moy, F. Maraninchi, and L. Maillet-Contoz. LusSy: A Toolbox for the Analysis of Systems-on-a-Chip at the Transactional Level. In International Conference on Application of Concurrency to System Design, pp. 26–35, 2005.

    Google Scholar 

  50. P. Herber, J. Fellmuth, and S. Glesner. Model Checking SystemC Designs Using Timed Automata. In International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 131–136, 2008.

    Google Scholar 

  51. A. Zeller. WHY PROGRAMS FAIL - A Guide to Systematic Debugging. Morgan Kaufmann, 2005.

    Google Scholar 

  52. A. Zeller and R. Hildebrandt. Simplifying and Isolating Failure-inducing Input. IEEE Transactions on Software Engineering, 28(2):183–200, 2002.

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Institutsteil Entwurfsautomatisierung, Fraunhofer - Institut für Integrierte Schaltungen, Zeunerstr. 38, 01069, Dresden, Germany

    Frank Rogin

  2. Universität Bremen AG Rechnerarchitektur, Bibliothekstr. 1, 28359, Bremen, Germany

    Rolf Drechsler

Authors
  1. Frank Rogin
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Rolf Drechsler
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Frank Rogin .

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Rogin, F., Drechsler, R. (2010). ESL Design and Verification. In: Debugging at the Electronic System Level. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-9255-7_2

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-9255-7_2

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-9254-0

  • Online ISBN: 978-90-481-9255-7

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation