Abstract
An overview of ADCs and key performance requirements in ADCs is given. An introduction to popular Nyquist rate ADC architectures such as SAR and Flash are given. Sub-sampling is shown as a technique to eliminate a mixer before an ADC.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Johns, D., Martin, K.: Analog Integrated Circuit Design. Wiley, New York (1997)
Analog Devices Inc, Kester, W.: The Data Conversion Handbook. Newnes: New York 2005.
http://www.maxim-ic.com/appnotes.cfm/an_pk/1080, 25 July 2008 9:39PM
Craninckx, J., Van der Plas, G.: A 65fJ/Conversion-step 0-to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS. Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International, pp. 246–600, 11–15 Feb 2007
Agnes, A., Bonizzoni, E., Malcovati, P., Maloberti, F.: A 9.4-ENOB 1V 3.8µW 100kS/s SAR ADC with time-domain comparator. Solid-State Circuits Conference, 2008. ISSCC 2008. Digest of Technical Papers. IEEE International, pp. 246–610, 3–7 Feb 2008
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Ahmed, I. (2010). ADC Architectures. In: Pipelined ADC Design and Enhancement Techniques. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-8652-5_2
Download citation
DOI: https://doi.org/10.1007/978-90-481-8652-5_2
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-8651-8
Online ISBN: 978-90-481-8652-5
eBook Packages: EngineeringEngineering (R0)