Abstract
An overview and introduction to the topics discussed in this book are outlined. The material in the book is divided into two sections: Section I introduces the pipelined ADC and discusses several design aspects and tradeoffs. Section II discusses four different pipelined ADC designs with measured results and analysis.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Rusu, A., Rodriguez de Llera Gonzalez, D., Ismail, M.: Reconfigurable ADCs enable smart radios for 4G wireless connectivity. IEE Circ. Dev. Mag. 22(3), 6–11, May–June (2006)
Ahmed, I., Johns, D.A.: An 11-bit 45MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage. Solid-State Circuits Conference, 2007. ESSCIRC 2007. Proceedings of the 33rd European, pp. 147–150, 11–13 Sept 2007
Ahmed, I., Johns, D.A.: An 11-Bit 45 MS/s pipelined ADC with rapid calibration of DAC errors in a multi-bit pipeline stage. IEEE Solid-St. Cir. 43(7), 1626–1637 (2008)
Ahmed, I., Johns, D.: A 50 MS/s (35 mW) to 1 kS/s (15 μW) power scaleable 10b pipelined ADC with minimal bias current variation. Solid-State Circuits Conference, 2005. Digest of Technical Papers. ISSCC. 2005 IEEE International, pp. 280–598, 6–10 Feb 2005
Ahmed, I., Johns, D.A.: A 50-MS/s (35 mW) to 1-kS/s (15 μW) power scalable 10-bit pipelined ADC using rapid power-on opamps and minimal bias current variation. IEEE J. Solid-St. Circ. 40(12), 2446–2455 (2005)
Ahmed, I., Johns, D.A.: A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold. Solid-State Circuits Conference, 2007. ESSCIRC 2007. Proceedings of the 33rd European, pp. 159–162, 11–13 Sept 2007
Ahmed, I., Johns, D.A.: A high bandwidth power scalable sub-sampling 10-bit pipelined ADC with embedded sample and hold. IEEE J. Solid-St. Cir. 43(7), 1638–1647 (2008)
Ahmed, I., Mulder, J., Johns, D.A.: A 50MS/s 9.9mW pipelined ADC with 58dB SNDR in 0.18um CMOS using capacitive charge-pumps. Solid-State Circuits Conference, 2009. ISSCC 2009. Digest of Technical Papers. IEEE International, pp. 164–165, 165a, 8–12 Feb 2009
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Ahmed, I. (2010). Introduction. In: Pipelined ADC Design and Enhancement Techniques. Analog Circuits and Signal Processing. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-8652-5_1
Download citation
DOI: https://doi.org/10.1007/978-90-481-8652-5_1
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-8651-8
Online ISBN: 978-90-481-8652-5
eBook Packages: EngineeringEngineering (R0)