Abstract
The parts of the proposed design and verification flow covered in this chapter are shown in Figure 3.1. As already mentioned, for modeling a system in this book the system description language SystemC is used. Thus, from the textual specification the initial system-level model is directly described in SystemC. Following the design methodology of SystemC the system-level model is very abstract and can be simulated at this high level of abstraction already by compiling the model into the executable specification. This allows for efficient design space exploration. After analyzing the results of a certain design direction the designer can go back and revise design decisions (for simplicity this loop is not shown in the figure). Since not all details have been modeled already, this can be accomplished with moderate costs. Also part of the design space exploration phase is to check hardware/software trade-offs. Hence, hardware/software partitioning is performed to meet the requirements of the specification. During the development of the system-level model verification is started.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsPreview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Große, D., Drechsler, R. (2010). System-Level Verification. In: Quality-Driven SystemC Design. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3631-5_3
Download citation
DOI: https://doi.org/10.1007/978-90-481-3631-5_3
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3630-8
Online ISBN: 978-90-481-3631-5
eBook Packages: EngineeringEngineering (R0)