Advertisement

ReconOS: An Operating System for Dynamically Reconfigurable Hardware

  • Enno Lübbers
  • Marco Platzner
Chapter

Abstract

In this chapter, we present the operating system ReconOS, which extends the concept of multithreaded programming to reconfigurable logic. ReconOS aims to provide hardware cores with the same services as the software threads of contemporary operating systems, thereby transferring the flexibility, portability and reusability of the established multithreaded programming model from software to reconfigurable hardware.

Keywords

Application Programmer Interface Design Space Exploration Multithreaded Programming Xilinx FPGAs Hardware Thread 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. 1.
    Agron, J., Peck, W., Anderson, E., Andrews, D., Komp, E., Sass, R., Baijot, F., Stevens, J.: Run-time services for hybrid CPU/FPGA systems on chip. In: Proceedings of the 27th International Real-Time Systems Symposium (RTSS), pp. 3–12. IEEE Press, New York (2006) CrossRefGoogle Scholar
  2. 2.
    Anderson, E., Peck, W., Stevens, J., Agron, J., Baijot, F., Warn, S., Andrews, D.: Supporting high level language semantics within hardware resident threads. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 98–103. IEEE Press, New York (2007) CrossRefGoogle Scholar
  3. 3.
    Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast template placement for reconfigurable computing systems. IEEE Des. Test Comput. 17(1), 68–83 (2000) CrossRefGoogle Scholar
  4. 4.
    Bergmann, N.W., Williams, J.A., Han, J., Chen, Y.: A process model for hardware modules in reconfigurable system-on-chip. In: Proceedings of the Dynamically Reconfigurable Systems Workshop, 19th International Conference on Architecture of Computing Systems, vol. 81, pp. 205–214 (2006) Google Scholar
  5. 5.
    Danne, K., Platzner, M.: An EDF schedulability test for periodic tasks on reconfigurable hardware devices. In: ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Ottawa, Canada (2006) Google Scholar
  6. 6.
    Danne, K., Mühlenbernd, R., Platzner, M.: Server-based execution of periodic tasks on dynamically reconfigurable hardware. IET Comput. Digit. Techn. 1(4), 295–302 (2007) CrossRefGoogle Scholar
  7. 7.
    eCosCentric: (2008). eCos, Website. http://ecos.sourceware.org/
  8. 8.
    IEEE, The Open Group: The Open Group Base Specifications Issue 6, IEEE Std. 1003.1, 2004 Edition (2004) Google Scholar
  9. 9.
    Jean, J.S.N., Tomko, K., Yavagal, V., Shah, J., Cook, R.: Dynamic reconfiguration to support concurrent applications. IEEE Trans. Comput. 48(6), 591–602 (1999) CrossRefGoogle Scholar
  10. 10.
    Kosciuszkiewicz, K., Morgan, F., Kepa, K.: Run-time management of reconfigurable hardware tasks using embedded Linux. In: Proceedings of the International Conference on Field-Programmable Technology (ICFPT), pp. 209–215. IEEE Press, New York (2007) CrossRefGoogle Scholar
  11. 11.
    Lübbers, E., Platzner, M.: ReconOS: An RTOS supporting hard- and software threads. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 441–446. IEEE Press, New York (2007) CrossRefGoogle Scholar
  12. 12.
    Lübbers, E., Platzner, M.: A portable abstraction layer for hardware threads. In: Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL). IEEE Press, New York (2008) Google Scholar
  13. 13.
    Lübbers, E., Platzner, M.: Communication and synchronization in multithreaded reconfigurable computing systems. In: Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’08). CSREA Press (2008) Google Scholar
  14. 14.
    Lübbers, E., Platzner, M.: Cooperative multithreading in dynamically reconfigurable systems. In: Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL). IEEE Press, Prague (2009) Google Scholar
  15. 15.
    Lübbers, E., Platzner, M.: ReconOS: multithreaded programming for reconfigurable computers. ACM Trans. Embed. Comput. Syst. 9(1), 1–33 (2009) CrossRefGoogle Scholar
  16. 16.
    Markus Happe, E.L., Platzner, M.: A multithreaded framework for sequential Monte Carlo methods on CPU/FPGA platforms. In: Proceedings of the 5th International Workshop on Applied Reconfigurable Computing (ARC). Springer, Berlin (2009) Google Scholar
  17. 17.
    Mind NV: Release of the eCos Port to the Xilinx Virtex4 ML403 board. Website (2008). http://www.mind.be/?page=ML403
  18. 18.
    Peck, W., Anderson, E., Agron, J., Stevens, J., Baijot, F., Andrews, D.: hthreads: a computational model for reconfigurable devices. In: Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 885–888. IEEE Press, New York (2006) Google Scholar
  19. 19.
    Pellizzoni, R., Caccamo, M.: Real-time management of hardware and software tasks for FPGA-based embedded systems. IEEE Trans. Comput. 56(12), 1666–1678 (2007) CrossRefMathSciNetGoogle Scholar
  20. 20.
    PetaLogix: Petalinux. Website (2007). http://developer.petalogix.com/
  21. 21.
    Secret Lab Technologies Ltd.: Linux on Xilinx Virtex. Website (2008). http://wiki.secretlab.ca/index.php/Linux_on_Xilinx_Virtex
  22. 22.
    So, H.K.H., Brodersen, R.W.: Improving usability of FPGA-based reconfigurable computers through operating system support. In: Proceedings of the 16th International Conference on Field Programmable Logic and Applications, pp. 349–354. IEEE Press, New York (2006) Google Scholar
  23. 23.
    Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Trans. Comput. 53(11), 1392–1407 (2004) CrossRefGoogle Scholar
  24. 24.
    Teich, J., Fekete, S., Schepers, J.: Optimization of dynamic hardware reconfigurations. J. Supercomput. 19(1), 57–75 (2000) CrossRefGoogle Scholar
  25. 25.
    Williams, J.A., Bergmann, N.W., Xie, X.: FIFO Communication models in operating systems for reconfigurable computing. In: Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 277–278 (2005) Google Scholar
  26. 26.
    Xilinx Inc.: UG644: BFM Simulation in Platform Studio, User’s Guide (2009). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/bfm_simulation.pdf

Copyright information

© Springer Science+Business Media B.V. 2010

Authors and Affiliations

  1. 1.Computer Engineering Group, Department of Computer ScienceUniversity of PaderbornPaderbornGermany

Personalised recommendations