Skip to main content

ReconOS: An Operating System for Dynamically Reconfigurable Hardware

  • Chapter
  • First Online:
Dynamically Reconfigurable Systems

Abstract

In this chapter, we present the operating system ReconOS, which extends the concept of multithreaded programming to reconfigurable logic. ReconOS aims to provide hardware cores with the same services as the software threads of contemporary operating systems, thereby transferring the flexibility, portability and reusability of the established multithreaded programming model from software to reconfigurable hardware.

Note: Parts of this book chapter have been previously published in [11, 12, 15].

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 84.99
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 109.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 109.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. Agron, J., Peck, W., Anderson, E., Andrews, D., Komp, E., Sass, R., Baijot, F., Stevens, J.: Run-time services for hybrid CPU/FPGA systems on chip. In: Proceedings of the 27th International Real-Time Systems Symposium (RTSS), pp. 3–12. IEEE Press, New York (2006)

    Chapter  Google Scholar 

  2. Anderson, E., Peck, W., Stevens, J., Agron, J., Baijot, F., Warn, S., Andrews, D.: Supporting high level language semantics within hardware resident threads. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 98–103. IEEE Press, New York (2007)

    Chapter  Google Scholar 

  3. Bazargan, K., Kastner, R., Sarrafzadeh, M.: Fast template placement for reconfigurable computing systems. IEEE Des. Test Comput. 17(1), 68–83 (2000)

    Article  Google Scholar 

  4. Bergmann, N.W., Williams, J.A., Han, J., Chen, Y.: A process model for hardware modules in reconfigurable system-on-chip. In: Proceedings of the Dynamically Reconfigurable Systems Workshop, 19th International Conference on Architecture of Computing Systems, vol. 81, pp. 205–214 (2006)

    Google Scholar 

  5. Danne, K., Platzner, M.: An EDF schedulability test for periodic tasks on reconfigurable hardware devices. In: ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES), Ottawa, Canada (2006)

    Google Scholar 

  6. Danne, K., Mühlenbernd, R., Platzner, M.: Server-based execution of periodic tasks on dynamically reconfigurable hardware. IET Comput. Digit. Techn. 1(4), 295–302 (2007)

    Article  Google Scholar 

  7. eCosCentric: (2008). eCos, Website. http://ecos.sourceware.org/

  8. IEEE, The Open Group: The Open Group Base Specifications Issue 6, IEEE Std. 1003.1, 2004 Edition (2004)

    Google Scholar 

  9. Jean, J.S.N., Tomko, K., Yavagal, V., Shah, J., Cook, R.: Dynamic reconfiguration to support concurrent applications. IEEE Trans. Comput. 48(6), 591–602 (1999)

    Article  Google Scholar 

  10. Kosciuszkiewicz, K., Morgan, F., Kepa, K.: Run-time management of reconfigurable hardware tasks using embedded Linux. In: Proceedings of the International Conference on Field-Programmable Technology (ICFPT), pp. 209–215. IEEE Press, New York (2007)

    Chapter  Google Scholar 

  11. Lübbers, E., Platzner, M.: ReconOS: An RTOS supporting hard- and software threads. In: Proceedings of the 17th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 441–446. IEEE Press, New York (2007)

    Chapter  Google Scholar 

  12. Lübbers, E., Platzner, M.: A portable abstraction layer for hardware threads. In: Proceedings of the 18th International Conference on Field Programmable Logic and Applications (FPL). IEEE Press, New York (2008)

    Google Scholar 

  13. Lübbers, E., Platzner, M.: Communication and synchronization in multithreaded reconfigurable computing systems. In: Proceedings of the 8th International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA’08). CSREA Press (2008)

    Google Scholar 

  14. Lübbers, E., Platzner, M.: Cooperative multithreading in dynamically reconfigurable systems. In: Proceedings of the 19th International Conference on Field Programmable Logic and Applications (FPL). IEEE Press, Prague (2009)

    Google Scholar 

  15. Lübbers, E., Platzner, M.: ReconOS: multithreaded programming for reconfigurable computers. ACM Trans. Embed. Comput. Syst. 9(1), 1–33 (2009)

    Article  Google Scholar 

  16. Markus Happe, E.L., Platzner, M.: A multithreaded framework for sequential Monte Carlo methods on CPU/FPGA platforms. In: Proceedings of the 5th International Workshop on Applied Reconfigurable Computing (ARC). Springer, Berlin (2009)

    Google Scholar 

  17. Mind NV: Release of the eCos Port to the Xilinx Virtex4 ML403 board. Website (2008). http://www.mind.be/?page=ML403

  18. Peck, W., Anderson, E., Agron, J., Stevens, J., Baijot, F., Andrews, D.: hthreads: a computational model for reconfigurable devices. In: Proceedings of the 16th International Conference on Field Programmable Logic and Applications (FPL), vol. 1, pp. 885–888. IEEE Press, New York (2006)

    Google Scholar 

  19. Pellizzoni, R., Caccamo, M.: Real-time management of hardware and software tasks for FPGA-based embedded systems. IEEE Trans. Comput. 56(12), 1666–1678 (2007)

    Article  MathSciNet  Google Scholar 

  20. PetaLogix: Petalinux. Website (2007). http://developer.petalogix.com/

  21. Secret Lab Technologies Ltd.: Linux on Xilinx Virtex. Website (2008). http://wiki.secretlab.ca/index.php/Linux_on_Xilinx_Virtex

  22. So, H.K.H., Brodersen, R.W.: Improving usability of FPGA-based reconfigurable computers through operating system support. In: Proceedings of the 16th International Conference on Field Programmable Logic and Applications, pp. 349–354. IEEE Press, New York (2006)

    Google Scholar 

  23. Steiger, C., Walder, H., Platzner, M.: Operating systems for reconfigurable embedded platforms: online scheduling of real-time tasks. IEEE Trans. Comput. 53(11), 1392–1407 (2004)

    Article  Google Scholar 

  24. Teich, J., Fekete, S., Schepers, J.: Optimization of dynamic hardware reconfigurations. J. Supercomput. 19(1), 57–75 (2000)

    Article  Google Scholar 

  25. Williams, J.A., Bergmann, N.W., Xie, X.: FIFO Communication models in operating systems for reconfigurable computing. In: Proceedings of the 13th IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 277–278 (2005)

    Google Scholar 

  26. Xilinx Inc.: UG644: BFM Simulation in Platform Studio, User’s Guide (2009). http://www.xilinx.com/support/documentation/sw_manuals/xilinx11/bfm_simulation.pdf

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Enno Lübbers .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2010 Springer Science+Business Media B.V.

About this chapter

Cite this chapter

Lübbers, E., Platzner, M. (2010). ReconOS: An Operating System for Dynamically Reconfigurable Hardware. In: Platzner, M., Teich, J., Wehn, N. (eds) Dynamically Reconfigurable Systems. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3485-4_13

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-3485-4_13

  • Published:

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-3484-7

  • Online ISBN: 978-90-481-3485-4

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics