Abstract
Bridging defects are responsible for a large percentage of failures in CMOS technologies and their impact in nanometer technologies with highly dense interconnect structures is expected to increase. In this chapter, a survey of the key developments in modeling bridging defects and their implications in test and diagnosis are presented. An overview of the historical developments of these models from the “wired AND/OR” and “voting” models to more realistic proposals taking into consideration the resistance values of the bridge are presented. The logic detectability of bridging defects considering the resistance of the bridge assuring its detectability is explored. The concept of Analogue Detectability Interval (ADI) as well as its applicability to increase the quality of the vectors detecting these defect classes is introduced. Quality of electronic circuits and systems requires the availability of effective diagnosis techniques. The basic concepts of logic as well as current-based (IDDQ) diagnostic strategies are included in this chapter.
Keywords
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Abramovici M, Breuer MA (Jun 1980) Multiple fault diagnosis in combinational circuits based on an effect-cause analysis. IEEE Trans Comput C-29(6):451–460
Abramovici M, Breuer MA, Friedman AD (1994) Digital system testing and testable design. IEEE Press
Acken JM (1983) Testing for bridging faults (shorts) in CMOS circuits. Design automation conference, pp 717–718
Acken JM, Millman SD (1991) Accurate modelling and simulation of bridging faults. Custom integrated circuits conference, pp 17.4.1–17.4.4
Acken JM, Millman SD (1992) Fault model evolution for diagnosis: accuracy vs precision. Custom integrated circuits conference, pp 13.4.1–13.4.4
Aitken RC (1991) Fault location with current monitoring. International test conference, pp 623–632
Aitken RC (1992) A comparison of defect models for fault location with IDDQ measurements. International test conference, pp 778–787
Aitken RC, Maxwell PC (Feb 1995) Better models or better algorithms? Techniques to improve fault diagnosis. Hewlett-Packard J, 110–116
Arumí D, Rodríguez-Montañés R, Figueras J, Eichenberger S, Hora C, Kruseman B, Lousberg M, Majhi AK (2007a) Diagnosis of bridging defects based on current signatures at low power supply voltages. VLSI test symposium, pp 145–150
Arumí D, Rodríguez-Montañés R, Figueras J, Eichenberger S, Hora C, Kruseman B, Lousberg M (Mar 2007b) IDDQ based diagnosis at Very Low Voltage (VLV) for bridging defects. IEE Electr Lett 43(5):25–26
Arumí D (2008) Enhancement of defect diagnosis based on the analysis of CMOS DUT behaviour. PhD Dissertation, http:/www.tdr.cesca.es/es/UPC.html, UPC
Baker K, van Beers J (Jul–Sep 1997) Shmoo plotting: the black art of IC testing. IEEE design and test of computers, pp 90–97
Baschiera D, Courtois B (1984) Testing CMOS: a challenge. VLSI design, pp 58–62
Boppana V, Hartanto I, Fuchs WK (1996) Full fault dictionary storage based on labeled tree encoding. VLSI test symposium, pp 174–179
Bruls EMJG, Camerik F, Kretschman HJ, Jess JAG (1991) A generic method to develop a defect monitoring system for IC processes. International test conference, pp 218–227
Chakravarty S, Gong Y (1993) An algorithm for diagnosing two-line bridging faults in combinational circuits. Design automation conference, pp 520–524
Chakravarty S, Gong Y (1995) Voting model based diagnosis of bridging faults in combinational circuits. International conference VLSI design, pp 338–342
Chakravarty S, Suresh S (1994) IDDQ measurement based diagnosis of bridging faults in full scan circuits. International conference on VLSI design, pp 179–182
Chang JT-Y, Tseng C-W, Chu YC, Wattal S, Purtell M, McCluskey EJ (1998) Experimental results for IDDQ and VLV testing. VLSI test symposium, pp 118–123
Chao-Wen T, Chen R, Nigh P, McCluskey EJ (2001) MINVDD testing for weak CMOS ICs. VLSI test symposium, pp 339–344
Chess B, Lavo DB, Ferguson FJ, Larrabee T (1995) Diagnosis of realistic bridging faults with single stuck-at information. International conference on computer-aided design, pp 185–192
Chess B, Larrabee T (1998) Logic testing of bridging faults in CMOS integrated circuits. IEEE transaction on computers 47 March:338–345
Chess B, Larrabee T (1999) Creating small fault dictionaries. IEEE Trans Comput-Aided Des Integr Circuits Sys 18(3):346–356
Dahlgren P (1988) Switch-level bridging fault simulation in the presence of feedback. International test conference, pp 363–371
Di C, Jess JAG (1993) On CMOS bridge fault modelling and test pattern evaluation. VLSI test symposium, pp 116–119
Engelke P, Polian I, Renovell M, Seshadri B, Becker B (2004) The pros and cons of very-low-voltage testing: an analysis based on resistive bridging faults. VLSI test symposium, pp 171–178
Fan X, Moore W, Hora C, Konijnenburg M, Gronthoud G (2006) A gate-level method for transistor-level bridging fault diagnosis. VLSI test symposium, pp 266–271
Heaberlin D (2006) The power of exhaustive bridge diagnosis using IDDQ speed, confidence, and resolution. International test conference, pp 1–10
Ferré A, Figueras J (1997) IDDQ characterization in submicron CMOS. International test conference, pp 136–145
Ferré A, Figueras J (Jun 2002) Leakage power bounds in CMOS digital technologies. IEEE Trans Comput-Aided Des Integr Circuits Sys 21(6):731–738
Figueras J, Ferré A (Nov 1998) Possibilities and limitations of IDDQ testing in submicron CMOS. IEEE Trans Components Packaging Manufacturing Technol, Part B: Adv Packaging 21(4):352–359
Gattiker A, Maly W (1996) Current signatures. Proceedings VLSI test symposium, pp 112–117
Gattiker A, Maly W (1998) Current signatures: application. Proceedings international test conference, pp 1168–1177
Hao H, McCluskey EJ (1993) Very-low-voltage testing for weak CMOS logic ICs. International test conference, pp 275–284
Hariri Y, Thibeault C (2003) 3DSDM: a 3 data-source diagnostic method. International symposium on defect and fault tolerance in VLSI systems, pp 117–123
Hariri Y, Thibeault C (2006) Improving a 3 data-source diagnostic method. IEEE North–East workshop on circuits and systems, pp 149–152
Huott W, McManus M, Knebel D, Steen S, Manzer D, Sanda P, Wilson S, Chan Y, Pelella A, Polonsky S (2000) The attack of the Holy Shmoos: a case study of advanced DfD and Picosecond Imaging Circuit Analysis (PICA). International test conference, pp 883–891
Keshavarzi A, Roy K, Hawkins CF (1997) Intrinsic leakage in low power deep submicron CMOS ICs. International test conference, pp 146–155
Koch B, Muller-Glaser K (1993) An examination of feedback bridging faults in digital CMOS circuits. IEEE international symposium circuits systems, pp 1527–1530
Kruseman B, van Veen R, van Kaam K (2001) The future of delta IDDQ testing. International test conference, pp 101–110
Kruseman B, van den Oetelaar S, Rius J (2002) Comparison of IDDQ testing and very-low voltage testing. International test conference, pp 964–973
Kundu S (1998) IDDQ defect detection in deep submicron CMOS IC’s. Asian test symposium, pp 150–152
Khursheed S, Al-Hashimi BM, Reddy SM, Harrod P (2009) Diagnosis of multiple-voltage design with bridge defect. IEEE Trans Comput-Aided Des 28(3):406–416
Lavo DB, Chess B, Larrabee T, Ferguson FJ, Saxen J, Butler KM (1997) Bridging fault diagnosis in the absence of physical information. International test conference, pp 887–893
Lavo DB, Chess B, Larrabee T, Ferguson FJ (1998) Diagnosing realistic bridging faults with single stuck-at information. IEEE Trans Comput-Aided Des 17:255–268
Levi MW (1981) CMOS is most testable. International test conference, pp 217–220
Malaya YK, Su SYH (1982) A new fault model and testing technique for CMOS devices. International test conference, pp 25–34
Maxwell PC, Aitken RC (1993) Biased voting: a method for simulating CMOS bridging faults in the presence of variable gate logic thresholds. International test conference, pp 63–72
Maxwell P, O’Neill P, Aitken R, Dudley R, Jaarsma N, Quach M, Wiseman D (1999) Current ratios: a self-scaling technique for production IDDQ testing. International test conference, pp 738–746
McCluskey EJ, Tseng C-W (2000) Stuck-fault tests vs. actual defects. International test conference, pp 336–342
Mei KY (1974) Bridging and stuck-at faults. IEEE Trans Comput C23(7):720–727
Meijer M, Pessolano F, Pineda de Gyvez J (2004) Technology exploration for adaptive power and frequency scaling in 90nm CMOS. International symposium on low power electronics and design, pp 14–19
Miller AC (1999) IDDQ testing in deep submicron integrated circuits. International test conference, pp 724–729
Millman SD, McCluskey EJ, Acken JM (1990) Diagnosing CMOS bridging faults with stuck-at fault dictionaries. International test conference, pp 860–870
Nigh P, Forlenza D, Motika F (1997) Application and analysis of IDDQ diagnostic software. International test conference, pp 319–327
Nigh P, Gattiker A (2004) Random and systematic defect analysis using IDDQ signature analysis for understanding fails and guiding test decisions. International test conference, pp 309–318
Patten P (2004) Divide and conquer based fast Shmoo algorithms. International test conference, pp 197–202
Polian I, Engelke P, Renovell M, Becker B (2003) Modeling feedback bridging faults with non-zero resistance. European test workshop, pp 91–96
Polian I, Kundu S, Galliere J-M, Engelke P, Renovell M, Becker B (2005) Resistive bridge fault model evolution from conventional to ultra deep submicron technologies. VLSI test symposium, pp 343–348
Pomeranz I, Reddy SM (1992) On the generation of small dictionaries for fault location. Proceedings international conference on computer-aided design, pp 272–279
Rajsuman R (1991) An analysis of feedback bridging faults in MOS VLSI. VLSI test symposium, pp 53–58
Rajsuman R (Apr 2000) IDDQ testing for CMOS VLSI. Proc IEEE 88(4):544–568
Rearick J, Patel J (1993) Fast and accurate CMOS bridging fault simulation. International test conference, pp 54–62
Renovell M, Huc P, Bertrand Y (1994a) A unified model for inter-gate and intra-gate CMOS bridging fault: the configuration ratio. Asian test symposium, pp 170–174
Renovell M, Huc P, Bertrand Y (1994b) CMOS bridging fault modelling. VLSI test symposium, pp 392–397
Renovell M, Huc P, Bertrand Y (1995) The concept of resistance interval: a new parametric model for realistic resistive bridging fault. VLSI test symposium, pp 184–189
Renovell M, Azaïs F, Bertrand Y (1999) Detection of defects using fault model oriented test sequences. J Electron Testing: Theory Appl 14:13–22
Rodríguez-Montañés R, Segura J, Champac V, Figueras J, Rubio A (1990) Bridging faults in CMOS: possibilities of current testing. European solid-state circuit conference, pp 117–120
Rodríguez-Montañés R, Segura JA, Champac VH, Figueras J, Rubio JA (1991) Current vs. logic testing of gate oxide shorts, floating gate and bridging failures in CMOS. International test conference, pp 510–519
Rodríguez-Montañés R, Bruls EMJG, Figueras J (1992) Bridging defects resistance measurements in CMOS process. International test conference, pp 892–899
Rodríguez-Montañés R, Bruls EMJG, Figueras J (1996) Bridging defects resistance in the metal layer of a CMOS process. J Electron Testing: Theory Appl 8:35–46
Rodríguez-Montañés R, Arumí D, Figueras J (2006) Effectiveness of very low voltage testing of bridging defects. IEE Electron Lett 42(19):1083–1084
Rubio A, Figueras J, Champac V, Rodríguez R, Segura J (1991) IDDQ secondary components in CMOS logic circuits preceded by defective stages affected by analogue type faults. IEE Electron Lett 27(18):1656–1658
Sachdev M (1997) Deep sub-micron IDDQ testing: issues and solutions. European design and test conference, pp 271–278
Sar-Dessai VR, Walker DMH (1999) Resistive bridge fault modeling, simulation and test generation. International test conference, pp 596–605
Schuermyer C, RuMer J, Daasch R (2004) Minimum testing requirements to screen temperature dependent defects. International test conference, pp 300–308
Semenov O, Sachdev M (2000) Impact of technology scaling on bridging fault detection in sequential and combinational CMOS circuits. International workshop on defect based testing, pp 36–42
Soden JM, Hawkins CF (1996) IDDQ testing: issues present and future. IEEE Des Test Comput 13:61–65
Thibeault C (1997) A novel probabilistic approach for IC diagnosis based on differential quiescent current signatures. VLSI test symposium, pp 80–85
Thibeault C, Boisvert L (1998) Diagnosis method based on ΔIddq probabilistic signatures: experimental results. International test conference, pp 1019–1026
Thibeault C (Jun 2000) On the adaptation of Viterbi algorithm for diagnosis of multiple bridging faults. IEEE Trans Comput 49:575–587
Turner ME, Leet DG, Prilik RJ, McLean DJ (1985) Testing CMOS VLSI: tools, concepts and experimental results. International test conference, pp 322–328
Wu J, Rudnick EM (1999) A diagnostic fault simulator for fast diagnosis of bridge faults. International conference on VLSI design, pp 498–505
Wu J, Rudnick EM (Apr 2000) Bridge fault diagnosis using stuck-at fault simulation. IEEE Trans Comput-Aided Des Integr Circuits Sys 19(4):489–495
Zou W, Cheng W-T, Reddy SM (2005) Bridge defect diagnosis with physical information. Asian test symposium, pp 248–253
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2010 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Renovell, M., Azais, F., Figueras, J., Rodríguez-Montañés, R., Arumí, D. (2010). Models for Bridging Defects. In: Wunderlich, HJ. (eds) Models in Hardware Testing. Frontiers in Electronic Testing, vol 43. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3282-9_2
Download citation
DOI: https://doi.org/10.1007/978-90-481-3282-9_2
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3281-2
Online ISBN: 978-90-481-3282-9
eBook Packages: EngineeringEngineering (R0)