Abstract
This chapter serves as a collective summary of additional research conducted by the author in the NoC macro-architectural domain. The topics presented here were not allocated individual chapters in the volume, because they were not deemed integral to the core themes under investigation. However, the research described in this chapter is still of significant peripheral value to the macro-architectural pillar explored in the second part of this volume. The salient features of this chapter’s work substantially complement the overall underlying concepts.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
D. Park, C. Nicopoulos, J. Kim, N. Vijaykrishnan, and C. R. Das, “A Distributed Multi-Point Network Interface for Low-Latency, Deadlock-Free On-Chip Interconnects,” in Proceedings of the 1st International Conference on Nano-Networks (Nano-Net), pp. 1-6, 2006.
D. Park, R. Das, C. Nicopoulos, J. Kim, N. Vijaykrishnan, R. Iyer, and C. R. Das, “Design of a Dynamic Priority-Based Fast Path Architecture for On-Chip Interconnects,” in Proceedings of the Hot Interconnects Symposium, 2007.
R. Das, A.K. Mishra, C.A. Nicopoulos, D. Park, N. Vijaykrishnan, R. Iyer, M.S. Yousif, C.R. Das, “Performance and Power Optimization through Data Compression in Network-on-Chip Architectures,” in Proceedings of the 14th International Symposium on High-Performance Computer Architecture (HPCA), pp. 215-225, 2008.
J. Duato, “A new theory of deadlock-free adaptive routing in wormhole networks,” in IEEE Transactions on Parallel and Distributed Systems, vol. 4, pp. 1320-1331, 1993.
J. M. Martinez-Rubio, P. Lopez, and J. Duato, “A cost-effective approach to deadlock handling in wormhole networks,” in IEEE Transactions on Parallel and Distributed Systems, vol. 12, pp. 716-729, 2001.
A. R. Alameldeen and D. A. Wood, “Adaptive cache compression for high-performance processors,” in Proceedings of the 31st Annual International Symposium on Computer Architecture (ISCA), pp. 212-223, 2004.
A. R. Alameldeen and D. A. Wood, “Interactions Between Compression and Prefetching in Chip Multiprocessors,” in Proceedings of the 13th International Symposium on High-Performance Computer Architecture (HPCA), pp. 228-239, 2007.
R. B. Tremaine, T. B. Smith, M. Wazlowski, D. Har, M. Kwok-Ken, and S. Arramreddy, “Pinnacle: IBM MXT in a memory controller chip,” in IEEE Micro, vol. 21(2), pp. 56-68, 2001.
K. Kant and R. Iyer, “Compressibility characteristics of address/data transfers in commercial workloads,” in Proceedings of the 5th Workshop on Computer Architecture Evaluation Using Commercial Workloads, pp. 59–67, 2002.
Author information
Authors and Affiliations
Corresponding author
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media B.V.
About this chapter
Cite this chapter
Nicopoulos, C., Narayanan, V., Das, C.R. (2009). Digest of Additional NoC MACRO-Architectural Research. In: Network-on-Chip Architectures. Lecture Notes in Electrical Engineering, vol 45. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-3031-3_10
Download citation
DOI: https://doi.org/10.1007/978-90-481-3031-3_10
Published:
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-3030-6
Online ISBN: 978-90-481-3031-3
eBook Packages: EngineeringEngineering (R0)