Skip to main content

Dissemination of MORPHEUS Results

Spreading the Knowledge Developed in the Project

  • Chapter
Dynamic System Reconfiguration in Heterogeneous Platforms

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 40))

  • 414 Accesses

This chapter summarizes the dissemination strategy of the MORPHEUS project. It defines the target groups addressed by the dissemination activity and the actions planned for them. It comments about the media that have been used to promote the project. Finally it lists the main dissemination events and the publications.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 129.00
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 169.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD 169.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

Preview

Unable to display preview. Download preview PDF.

Unable to display preview. Download preview PDF.

References

  1. M. Hübner and J. Becker, Tutorial on Macro Design for Dynamic and Partial Reconfigurable Systems, Proceedings of 1st International Workshop on Reconfigurable Computing Education, March 1, 2006, Karlsruhe, Germany.

    Google Scholar 

  2. M. Hübner and J. Becker, Exploiting Dynamic and Partial Reconfiguration for FPGAs — Toolflow, Architecture and System Integration, Proceedings of 19th SBCCI Symposium on Integrated Circuits and Systems Design, September 2006, Ouro Preto, Brazil.

    Google Scholar 

  3. A. Schneider, T. Blum, T. Renner, U. Heinkel, J. Knäblein, and R. Zavala, Formal Verification of Abstract System and Protocol Specification, IEEE/NASA Software Engineering Workshop (SEW), April 2006, Columbia, MD, USA.

    Google Scholar 

  4. A. Schneider, G. Bunin, C. Haubelt, and U. Heinkel, Automatic Test Generation with Model Checking Techniques, Proceedings of International Conference on Quality Engineering in Software Technology (CONQUEST), September 27, 2006, Berlin, Germany.

    Google Scholar 

  5. G. Bunin, A. Schneider, C. Haubelt, S. Gossens, J. Langer, and U. Heinkel, Automatic Test Case Generation with NuSMV, MOTES06 Workshop Model-Based Testing, October 2006, Dresden, Germany.

    Google Scholar 

  6. A. Schneider, S. Walter, J. Langer, and U. Heinkel, Automatic Visualization of Abstract System Specifications, International Conference on Quality Software QSIC, October 2006, Beijing, China.

    Google Scholar 

  7. A. Schneider and J. Langer, Generation of Test Automation Code with Model Checking, 12th Software and Systems Quality Conferences (SQS), April 27, 2007, Dusseldorf, Germany.

    Google Scholar 

  8. G. Edelin, P. Bonnot, W. Gouja,K. Bertels, F. Thoma, A. Schneider, J. Knäblein, B. Pottier, and J.C. Le Lann, A Programming Toolset Enabling Exploitation of Reconfiguration for Increased Flexibility in Future System-on-Chips, DATE 2007, April 16–20, 2007, Nice, France.

    Google Scholar 

  9. B. Pottier, J. Boukhobza, and T. Goubier, An Integrated Platform for Heterogeneous Reconfigurable Computing, The International Conference on Engineering of Reconfigurable Systems and Algorithms (ERSA), June 25–28, 2007, Las Vegas, NV, USA.

    Google Scholar 

  10. J.C. LeLann, B. Pottier, M. Godet, and R. Keryell, Loosely Coupled Accelerators for Reconfigurable Systems on Chips, IEEE International Parallel & Distributed Processing Symposium, March 2007, California, USA.

    Google Scholar 

  11. E. Moscu Panainte, K.L.M. Bertels, and S. Vassiliadis, The Molen Compiler for Reconfigurable Processors, ACM Transactions in Embedded Computing Systems (TECS), February 2007, Volume 6.

    Google Scholar 

  12. A. Lodi, C. Mucci, M. Bocchi, A. Cappelli, M. De Dominici, and L. Ciccarelli, A Multi Context Pipelined Array for Embedded Systems, FPL 2006, August 2006, Madrid, Spain.

    Google Scholar 

  13. F. Campi, A. Deledda, M. Pizzotti, L. Ciccarelli, C. Mucci, A. Lodi, A. Vitkovski, and L. Vanzolini, A Dynamically Adaptive DSP for Heterogeneous Reconfigurable Platforms, Proceedings of DATE conference, April 16–20, 2007, Nice, France.

    Google Scholar 

  14. S. Heithecker, A. do Carmo Lucas, and R. Ernst, A High-End Real-Time Digital Film Processing Reconfigurable Platform, EURASIP Journal on Embedded Systems Volume 2007, December 2006.

    Google Scholar 

  15. A. Schneider, J. Knäblein, B. Müller, M. Putsche, S. Goller, U. Pross, and U. Heinkel, Ethernet Based In-Service Reconfiguration of SoCs in Telecommunication Networks, 4th Workshop on Dynamically Reconfigurable Systems (DRS), March 12–15, 2007, Zurich, Switzerland.

    Google Scholar 

  16. C. Mucci, L. Vanzolini, A. Deledda, F. Campi, and G. Gaillat, Intelligent Cameras and Embedded Reconfigurable Computing: A Case Study on Motion Detection, International Symposium on System-on-Chip, November 19–21, 2007, Tampere, Finland.

    Google Scholar 

  17. C. Mucci, L. Vanzolini, F. Campi, A. Lodi, A. Deledda, M. Toma, and R. Guerrieri, Implementation of AES/Rijndael on a Dynamically Reconfigurable Architecture, Proceedings of DATE Conference, April 16–20, 2007, Nice, France.

    Google Scholar 

  18. C. Mucci, L. Vanzolini, I. Mirimin, D. Gazzola, A. Deledda, S. Goller, J. Knaeblein, A. Schneider, L. Ciccarelli, and F. Campi, Implementation of Parallel LFSR-Based Applications on an Adaptive DSP Featuring a Pipelined Configurable Gate Array, Proceedings of DATE Conference, April 16–20, 2008, Munich, Germany.

    Google Scholar 

  19. A. Deledda, C. Mucci, A. Vitkovski, M. Kuehnle, F. Ries, M. Hübner, J. Becker, P. Bonnot, A. Grasset, P. Millet, M. Coppola, L. Pieralisi, R. Locatelli, G. Maruccia, F. Campi, and T. DeMarco, Design of A HW/SW Communication Infrastructure for a Heterogeneous Reconfigurable Processor, Proceedings of DATE Conference, April 16–20, 2008, Munich, Germany.

    Google Scholar 

  20. M. Kühnle, F. Thoma, M. Hübner, and J. Becker, University Booth: MORPHEUS MultiPurpose Dynamically Reconfigurable Platform for Intensive Heterogeneous Processing, DATE Conference, April 16–20, 2007, Nice, France.

    Google Scholar 

  21. F. Thoma, M. Kühnle, P. Bonnot, and S. Goller, MORPHEUS: Heterogeneous Reconfigurable Computing, FPL 2007 17th International Conference on Field Programmable Logic and Applications, August 27–29, 2007, Amsterdam, Netherlands.

    Google Scholar 

  22. A. Rosti, P. Bonnot, S. Perissakis, K. Potamianos, and W. Putzke-Röming, MORPHEUS – Heterogeneous Reconfigurable SOC, VLSI SoC 2008, October 13–15, 2008, Rhodes Island, Greece.

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2009 Springer Science+Business Media B.V

About this chapter

Cite this chapter

Rosti, A. (2009). Dissemination of MORPHEUS Results. In: Voros, N.S., Rosti, A., Hübner, M. (eds) Dynamic System Reconfiguration in Heterogeneous Platforms. Lecture Notes in Electrical Engineering, vol 40. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-2427-5_20

Download citation

  • DOI: https://doi.org/10.1007/978-90-481-2427-5_20

  • Publisher Name: Springer, Dordrecht

  • Print ISBN: 978-90-481-2426-8

  • Online ISBN: 978-90-481-2427-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics