The objectives of high performance and low global cost for embedded systems motivate the approach that is presented here. This approach aims at taking benefit of reconfigurable computing implemented on System-on-Chip (SoC) including host processors. The proposed architecture is heterogeneous, involving different kinds of reconfigurable technologies. Several mechanisms are offered to simplify the utilization of these reconfigurable accelerators dynamically. The approach includes a toolset that permits a software-like methodology for the implementation of applications. The principles and corresponding realizations have been developed within the MORPHEUS project, co-funded by the European Union in the sixth R&D Framework Program.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Preview
Unable to display preview. Download preview PDF.
Author information
Authors and Affiliations
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2009 Springer Science+Business Media B.V
About this chapter
Cite this chapter
Bonnot, P. et al. (2009). Introduction. In: Voros, N.S., Rosti, A., Hübner, M. (eds) Dynamic System Reconfiguration in Heterogeneous Platforms. Lecture Notes in Electrical Engineering, vol 40. Springer, Dordrecht. https://doi.org/10.1007/978-90-481-2427-5_1
Download citation
DOI: https://doi.org/10.1007/978-90-481-2427-5_1
Publisher Name: Springer, Dordrecht
Print ISBN: 978-90-481-2426-8
Online ISBN: 978-90-481-2427-5
eBook Packages: EngineeringEngineering (R0)