Novel Biomimetic Si Devices for Neuromorphic Computing Architecture

  • U. Ganguly
  • Bipin Rajendran
Part of the Cognitive Systems Monographs book series (COSMOS, volume 31)


Neuromorphic computing requires low-power devices and circuits in cross-point architecture. On-chip learning is a significant challenge that requires the implementation of learning rules like spike-timing-dependent plasticity (STDP)—a method that modifies synaptic strength depending upon the time correlation between the presynaptic and postsynaptic neuron spikes in a specific function. To implement this capability in phase-change memory (PCM) or resistance RAM (RRAM)-based cross-point arrays, two schemes have been proposed in the literature where the time correlations are captured by an address event representation scheme using an universal bus or superposition of long custom waveforms. In comparison, in biology, the pulses are sharp and the time correlation information is processed at the synapse by the natural dynamics of the synapse. These are attractive attributes for minimizing power and complexity/area. Another challenge is realizing an area- and power-efficient implementation of the electronic neuron. A leaky integrate-and-fire (LIF) neuron has been implemented using analog and digital circuits which are highly power and area inefficient. To improve area and power efficiency, we have recently proposed: (i) A Si diode-based synaptic device where the charge carrier internal dynamics is used to capture the time correlation based on sharp pulses (100\(\times \) sharper than custom waveforms to improve energy per spike) which can operate at 10\(^{3}\)–10\(^{6}\) times faster than biology (providing accelerated learning) and (ii) A compact Si neuronal device that has a 60\(\times \) area and 5\(\times \) power benefit compared to analog implementation of neurons. These are novel devices that are based on SiGe CMOS technology, and they are highly manufacturable. The synaptic devices are based on natural transients of the impact ionization-based n\(^{+}\) p n\(^{+}\) diode (I-NPN diode). STDP and Hebbian learning rules have been implemented. The neuron requires further modification of the I-NPN diode requiring a gating structure and some simple circuits. A leaky integrate-and-fire (LIF) neuron has also been demonstrated. Based on their device-level area and power efficiency, system-level power and area of neural networks will be highly enhanced.


Postsynaptic Neuron Subthreshold Slope Spike Neural Network TCAD Simulation Electron Barrier 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Anil, K.G., Mahapatra, S., Eisele, I.: A detailed experimental investigation of impact ionization in n-channel metal-oxide-semiconductor field-effect-transistors at very low drain voltages. Solid-State Electron. 47(6), 995–1001 (2003). doi: 10.1016/S0038-1101(02)00458-6 CrossRefGoogle Scholar
  2. 2.
    Bafna, P., Karkare, P., Srinivasan, S., Chopra, S., Lashkare, S., Kim, Y., ... Ganguly, U.: Epitaxial Si punch-through based selector for bipolar RRAM. In: 2012 70th Annual Device Research Conference (DRC) (2012). doi: 10.1109/DRC.2012.6256979
  3. 3.
    Bi, G., Poo, M.: Synaptic modifications in cultured hippocampal neurons: dependence on spike timing, synaptic strength, and postsynaptic cell type. J. Neurosci. 18(24), 10464–10472 (1998)Google Scholar
  4. 4.
    Chopra, S., Bafna, P., Karkare, P., Srinivasan, S., Lashkare, S., Kumbhare, P., et al.: A two terminal vertical selector device for bipolar RRAM. Meeting Abstracts, No. 37, p. 2804 (2012)Google Scholar
  5. 5.
    Chou, T., Liu, J.-C., Chiu, L.-W., Wang, I.-T., Tsai, C.-M., Hou, T.-H.: Neuromorphic pattern learning using HBM electronic synapse with excitatory and inhibitory plasticity. In: 2015 International Symposium on VLSI Technology, Systems and Application (VLSI-TSA) (2015). doi: 10.1109/VLSI-TSA.2015.7117582
  6. 6.
    Chynoweth, A.G.: Ionization rates for electrons and holes in silicon. Phys. Rev. 109(5), 1537–1540 (1958). doi: 10.1103/PhysRev. 109.1537 CrossRefGoogle Scholar
  7. 7.
    Culurciello, E., Andreou, A.G.: A comparative study of access topologies for chip-level address-event communication channels. IEEE Trans. Neural Netw. (2003). doi: 10.1109/TNN.2003.816385 Google Scholar
  8. 8.
    Das, B., Meshram, R., Ostwal, V., Schulze, J., Ganguly, U.: Observation of impact ionization at sub-0.5V and resultant improvement in ideality in I-NPN selector device by Si epitaxy for RRAM applications. In: 2014 72nd Annual Device Research Conference (DRC) (2014). doi: 10.1109/DRC.2014.6872336
  9. 9.
    Deshmukh, S., Lashkare, S., Rajendran, B., Ganguly, U.: I-NPN: A sub-60mV/decade, sub-0.6V selection diode for STTRAM. In: 2013 71st Annual Device Research Conference (DRC) (2013). doi: 10.1109/DRC.2013.6633819
  10. 10.
    Feldman, D.E.: The spike-timing dependence of plasticity. Neuron 75(4), 556–571 (2012). doi: 10.1016/j.neuron.2012.08.001 CrossRefGoogle Scholar
  11. 11.
    Fried, S.I., Cai, C., Ren, Q.: High frequency electric stimulation of retinal neurons elicits physiological signaling patterns. In: Conference Proceedings?: ... Annual International Conference of the IEEE Engineering in Medicine and Biology Society. IEEE Engineering in Medicine and Biology Society. Annual Conference, 2011, pp. 1077–1080 (2011). doi: 10.1109/IEMBS.2011.6090251
  12. 12.
    Garbin, D., Vianello, E., Bichler, O., Rafhay, Q., Gamrat, C., Ghibaudo, G., Perniola, L.: HfO\(_2\)-based OxRAM devices as synapses for convolutional neural networks. IEEE Trans. Electron Devices (2015). doi: 10.1109/TED.2015.2440102 Google Scholar
  13. 13.
    Hodgkin, A.L., Huxley, A.F.: A quantitative description of membrane current and its application to conduction and excitation in nerve. J. Physiol. 117(4), 500–544 (1952)CrossRefGoogle Scholar
  14. 14.
    Imam, N., Manohar, R.: Address-Event Communication Using Token-Ring Mutual Exclusion. In: 2011 17th IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC) (2011). doi: 10.1109/ASYNC.2011.20
  15. 15.
    Izhikevich, E.M.: Simple model of spiking neurons. IEEE Trans. Neural Netw. 14(6), 1569–1572 (2003)MathSciNetCrossRefGoogle Scholar
  16. 16.
    Jackson, B.L., Rajendran, B., Corrado, G.S., Breitwisch, M., Burr, G.W., Cheek, R., ... Modha, D.S.: Nanoscale electronic synapses using phase change devices. J. Emerg. Technol. Comput. Syst. 9(2), 12:1–12:20 (2013). doi: 10.1145/2463585.2463588
  17. 17.
    Kuzum, D., Jeyasingh, R.G.D., Wong, H.-S.P.: Energy efficient programming of nanoelectronic synaptic devices for large-scale implementation of associative and temporal sequence learning. In: 2011 IEEE International Electron Devices Meeting (IEDM) (2011). doi: 10.1109/IEDM.2011.6131643
  18. 18.
    Lashkare, S., Karkare, P., Bafna, P., Deshmukh, S., Srinivasan, V.S.S., Lodha, S., Ganguly, U.: Design of epitaxial Si punch-through diode based selector for high density bipolar RRAM. In: 2012 International Conference on Emerging Electronics (ICEE) (2012). doi: 10.1109/ICEmElec.2012.6636237
  19. 19.
    Lashkare, S., Karkare, P., Bafna, P., Raju, M.V.S., Srinivasan, V.S.S., Lodha, S., ... Chopra, S.: A bipolar RRAM selector with designable polarity dependent on-voltage asymmetry. In: 2013 5th IEEE International Memory Workshop (IMW) (2013). doi: 10.1109/IMW.2013.6582128
  20. 20.
    Mandapati, R., Shrivastava, S., Das, B., Sushama, Ostwal, V., Schulze, J., Ganguly, U.: High performance sub-430\({}^{\circ }\)C epitaxial silicon PIN selector for 3D RRAM. In: 2014 72nd Annual Device Research Conference (DRC) (2014). doi: 10.1109/DRC.2014.6872387
  21. 21.
    Merolla, P., Arthur, J., Akopyan, F., Imam, N., Manohar, R., Modha, D.S.: A digital neurosynaptic core using embedded crossbar memory with 45pJ per spike in 45nm. In: 2011 IEEE Custom Integrated Circuits Conference (CICC) (2011). doi: 10.1109/CICC.2011.6055294
  22. 22.
    Meshram, R., Das, B., Mandapati, R., Lashkare, S., Deshmukh, S., Lodha, S., ... Schulze, J.: High performance triangular barrier engineered NIPIN selector for bipolar RRAM. In: 2014 IEEE 6th International Memory Workshop (IMW) (2014). doi: 10.1109/IMW.2014.6849388
  23. 23.
    Meshram, R., Rajendran, B., Ganguly, U.: Biomimetic 4F\(^{2}\) synapse with intrinsic timescale for pulse based STDP by I-NPN selection device. In: 2014 72nd Annual Device Research Conference (DRC) (2014). doi: 10.1109/DRC.2014.6872301
  24. 24.
    Mitra, S., Indiveri, G., Fusi, S.: Learning to classify complex patterns using a VLSI network of spiking neurons. In: Proceedings of the 21th Conference on Advances in Neural Information Processing Systems (NIPS) (2008). doi: 10.3929/ethz-a-005665372
  25. 25.
    Moon, D.-I., Choi, S.-J., Kim, S., Oh, J.-S., Kim, Y.-S., Choi, Y.-K.: Vertically integrated unidirectional biristor. IEEE Electron Device Lett. 32(11), 1483–1485 (2011). doi: 10.1109/LED.2011.2163698 CrossRefGoogle Scholar
  26. 26.
    Ostwal, V., Meshram, R., Rajendran, R., Ganguly, U.: An ultra-compact and low power neuron based on SOI platform. In: VLSI TSA. Taiwan (2015) doi: 10.1109/VLSI-TSA.2015.7117569
  27. 27.
    Ostwal, V., Rajendran, B., Ganguly, U.: A circuit model for a Si-based biomimetic synaptic timekeeping device. In: SISPAD (2015). doi: 10.1109/SISPAD.2015.7292324
  28. 28.
    Panwar, N., Kumar, D., Upadhyay, N.K., Arya, P., Ganguly, U., Rajendran, B.: Memristive synaptic plasticity in Pr\(<\)inf\(>\)0.7\(<\)/inf\(>\)Ca\(<\)inf\(>\)0.3\(<\)/inf\(>\)MnO\(<\)inf\(>\)3\(<\)/inf\(>\) RRAM by bio-mimetic programming. In: 2014 72nd Annual Device Research Conference (DRC) (2014). doi: 10.1109/DRC.2014.6872334
  29. 29.
    Park, S., Kim, H., Choo, M., Noh, J., Sheri, A., Jung, S., ... Hwang, H.: RRAM-based synapse for neuromorphic system with pattern recognition function. In: 2012 IEEE International Electron Devices Meeting (IEDM) (2012). doi: 10.1109/IEDM.2012.6479016
  30. 30.
    Park, S., Noh, J., Choo, M.-L., Sheri, A.M., Chang, M., Kim, Y.-B.: Hwang, H.: Nanoscale RRAM-based synaptic electronics: toward a neuromorphic computing device. Nanotechnology 24(38), 384009 (2013). doi: 10.1088/0957-4484/24/38/384009 CrossRefGoogle Scholar
  31. 31.
    Rajendran, B., Liu, Y., Seo, J., Gopalakrishnan, K., Chang, L., Friedman, D., Ritter, M.: RRAM devices for large neuromorphic systems. In: Non-Volatile Memories Workshop (2013)Google Scholar
  32. 32.
    Rajendran, B., Member, S., Liu, Y., Seo, J., Gopalakrishnan, K., Chang, L.: Ritter, M.B.: Specifications of nanoscale devices and circuits for neuromorphic computational systems. IEEE Trans. Electron Devices 60(1), 246–253 (2013)CrossRefGoogle Scholar
  33. 33.
    Seo, J., Brezzo, B., Liu, Y., Parker, B.D., Esser, S.K., Montoye, R.K., ... Friedman, D.J.: A 45nm CMOS neuromorphic chip with a scalable architecture for learning in networks of spiking neurons. In: 2011 IEEE Custom Integrated Circuits Conference (CICC) (2011). doi: 10.1109/CICC.2011.6055293
  34. 34.
    Srinivasan, V.S.S., Chopra, S., Karkare, P., Bafna, P., Lashkare, S., Kumbhare, P., Ganguly, U.: Punchthrough-diode-based bipolar RRAM selector by Si epitaxy. IEEE Electron Device Lett. (2012). doi: 10.1109/LED.2012.2209394 Google Scholar
  35. 35.
    Stein, R.B.: The frequency of nerve action potentials generated by applied currents. Proc. R. Soc. London B: Biol. Sci. 167(1006), 64–86. (1967)
  36. 36.
    Suri, M., Bichler, O., Querlioz, D., Cueto, O., Perniola, L., Sousa, V., ... DeSalvo, B.: Phase change memory as synapse for ultra-dense neuromorphic systems: application to complex visual pattern extraction. In: 2011 International Electron Devices Meeting, pp. 4.4.1–4.4.4 (2011). doi: 10.1109/IEDM.2011.6131488
  37. 37.
    Wang, G., Cheng, K., Ho, H., Faltermeier, J., Kong, W., Kim, H., ... Iyer, S.S.: A 0.127 \(\upmu {\rm m}^2\) high performance 65nm SOI based embedded DRAM for on-processor applications. In: 2006 International Electron Devices Meeting, vol. 1, pp. 0–3 (2006)Google Scholar
  38. 38.
    Wang, I.-T., Lin, Y.-C., Wang, Y.-F., Hsu, C.-W., Hou, T.-H.: 3D synaptic architecture with ultralow sub-10 fJ energy per spike for neuromorphic computation. In: 2014 IEEE International Electron Devices Meeting (IEDM) (2014). doi: 10.1109/IEDM.2014.7047127

Copyright information

© Springer (India) Pvt. Ltd. 2017

Authors and Affiliations

  1. 1.Department of Electrical EngineeringIIT BombayMumbaiIndia
  2. 2.Department of Electrical and Computer EngineeringNew Jersey Institute of TechnologyNewarkUSA

Personalised recommendations