Abstract
Short-channel effects are a series of phenomena that take place when the channel length of the MOSFET becomes approximately equal to the space charge regions of source and drain junctions with the substrate. They lead to a series of issues including polysilicon gate depletion effect , threshold voltage roll-off , drain-induced barrier lowering (DIBL) , velocity saturation , reverse leakage current rise, mobility reduction, hot carrier effects , and similar other annoyances. Mitigation of the problem posed by polysilicon gate depletion effect via restoration of metal gate structure is presented. Threshold voltage reduction makes it difficult to turn the transistor off completely. By DIBL effect, electrostatic coupling between the source and drain makes the gate ineffective. Velocity saturation decreases the current drive. The leakage current increases the power dissipation. Enhanced surface scattering degrades the mobility of charge carriers affecting the output current. Apart from these factors, impact ionization and hot carrier effects seriously impair the MOSFET performance and cause the device to diverge in behavior from long-channel ones. Notable solutions are the gate oxide thickness cutback, use of high-κ dielectrics, strain engineering, etc. Nevertheless, the various effects mentioned severely downgrade the performance of planar CMOS transistors at process nodes <90 nm.
Keywords
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Maszara WP (2005) Fully silicided metal gates for high-performance CMOS technology: A Review. J Electrochem Soc 152(7):G550–G555
Kittl JA, Lauwers A, Mv Dal et al (2006) Ni, Pt and Yb based fully silicided (FUSI) gates for scaled CMOS technologies. ECS Trans 3(2):233–246
Moyer B (2011) Gate first vs last: a summary of the issue now that things should have settled down. Electronic Engineering Journal © 2003–2015 techfocus media, Inc. http://www.eejournal.com/archives/articles/20111114-gate/. Accessed 8 Oct 2015
Hoffmann TY (2015) Integrating high-κ/metal gates: gate-first or gate-last? Solid State Technology ©2015 Extension Media, http://electroiq.com/blog/2010/03/integrating-high-k/. Accessed 8 Oct 2015
Caughey DM, Thomas RE (1967) Carrier mobilities in silicon empirically related to doping and field. Proc IEEE 55:2192–2193
Darwish MN, Lentz JL, Pinto MR et al (1997) An improved electron and hole mobility model for general purpose device simulation. IEEE Trans Electron Devices 44(9):1529–1538
Klaassen DBM (1992) A unified mobility model for device simulation—Part I: model equations and concentration dependence. Solid State Electron 35(7):953–959
Lombardi C, Manzini S, Saporito A et al (1988) A physically based mobility model for numerical simulation of nonplanar devices. IEEE Trans Comput Aided Des 7:1164–1171
Hartstein A, Ning TH, Fowler AB (1976) Electron scattering in silicon inversion layers by oxide and surface roughness. Surf Sci 58:178–181
Silicon Dioxide Properties. http://www.iue.tuwien.ac.at/phd/filipovic/node26.html. Accessed 8 Oct 2015
Misra D, Iwai H, Wong H (2005) High-κ gate dielectrics. Electrochem Soc Interface Summer 2005:30–34
Intel: Strained Transistors. http://www.intel.com/pressroom/kits/advancedtech/doodle/ref_strain/strain.htm. Accessed 30 Aug 2015
Ungersboeck E, Sverdlov V, Kosina H et al (2006) Strain engineering for CMOS devices. In: 8th international conference on solid-state and integrated circuit technology (ICSICT’06), Shanghai, Oct 2006, pp 124–127
Yang HS, Malik R, Narasimha S et al (2004) Dual Stress liner for high performance sub-45 nm gate length SO1 CMOS manufacturing. In: IEEE international electron devices meeting, IEDM technical digest, 13–15 Dec 2004, pp 1075–1077
Author information
Authors and Affiliations
Corresponding author
Review Exercises
Review Exercises
-
5.1
When is a MOSFET channel said to be: (i) long, and (ii) short? Can a short channel be avoided during miniaturization of MOSFET?
-
5.2
What is polysilicon depletion effect? Up to what extent doping elevation can obviate this effect? Can it be avoided by using metal gates?
-
5.3
Do source and drain junctions play any role in depleting the MOSFET substrate? In what way does this contribution of source and drain junctions change in a short-channel device? What is threshold voltage roll-off?
-
5.4
Why is the threshold voltage of a long-channel MOSFET independent of drain voltage but this is not so in a short-channel device?
-
5.5
Explain drain-induced barrier lowering in a MOSFET. What is the effect on threshold voltage of the device?
-
5.6
How does the threshold voltage reduction in a short-channel MOSFET differ for source/substrate and drain/substrate junctions, which are: (i) deep, and (ii) shallow?
-
5.7
At high drain voltages, the source and drain junctions may touch each other. What is this phenomenon called? How is the voltage at which this phenomenon occurs related with the channel length of MOSFET?
-
5.8
What is velocity saturation? What is its effect on the current drive of a MOSFET?
-
5.9
Write the Caughey-Thomas equations for the dependence of mobility on electric field.
-
5.10
How are the contributions of bulk and surface effects in mobility of carriers in a MOSFET inversion layer expressed by Matthiesen’s rule ?
-
5.11
How is impact ionization produced in a MOSFET at high drain voltages? How the parasitic bipolar transistor makes the situation worse?
-
5.12
What is a hot carrier? Describe the different hot carrier effects in a MOSFET.
-
5.13
How is leakage through gate oxide avoided by using a high-κ dielectric ? What is equivalent oxide thickness?
-
5.14
Write the equation relating the equivalent oxide thickness with thickness of high-k dielectric.
-
5.15
How does straining the silicon lattice increase the carrier mobility? Briefly explain the dual-stress liner approach.
-
5.16
How do the following structures help in avoiding hot carrier effects? (i) light-doped drain, and (ii) double-diffused MOSFET ?
Rights and permissions
Copyright information
© 2016 Springer India
About this chapter
Cite this chapter
Khanna, V.K. (2016). Short-Channel Effects in MOSFETs. In: Integrated Nanoelectronics. NanoScience and Technology. Springer, New Delhi. https://doi.org/10.1007/978-81-322-3625-2_5
Download citation
DOI: https://doi.org/10.1007/978-81-322-3625-2_5
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-3623-8
Online ISBN: 978-81-322-3625-2
eBook Packages: Chemistry and Materials ScienceChemistry and Material Science (R0)