Semiconductor Nanowire as a Nanoelectronics Platform

  • Vinod Kumar Khanna
Part of the NanoScience and Technology book series (NANO)


Bottom-up approach to nanowire synthesis using vapour-liquid-solid technique is outlined. Pros and cons of this approach with top-down paradigms are highlighted. Using silicon nanowires, the fabrication of P-N junction diodes, bipolar and field-effect transistors as well as complementary inverters is described. Fabrication and operation of P-channel Ge/Si heterostructure and N-channel GaN/AlN/AlGaN heterostructure nanowire transistors is discussed. Placement of nanowires at desired locations and their interconnections to form logic circuits is addressed. Cross-bar architecture is an accepted structure, which has rendered possible the gainful utilization of the unique properties of nanowires. The nanowires can act as versatile building blocks for the assembly of nanoelectronic circuits.


Silicon Nanowires Nanowire Growth Nanowire Transistor Silicon Shell Complementary Inverter 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Mikolajick T, Weber WM (2015) Silicon nanowires: fabrication and applications. In: Li Q (ed) Anisotropic nanomaterials: preparation, properties and applications, nanoscience and technology. Springer International Publishing, Switzerland, pp 1–25CrossRefGoogle Scholar
  2. 2.
    Wagner RS, Ellis WC (1964) Vapor-liquid-solid mechanism of single crystal growth. Appl Phys Lett 4(5):89–90CrossRefGoogle Scholar
  3. 3.
    Cui Y, Lauhon LJ, Gudiksen MS et al (2001) Diameter-controlled synthesis of single-crystal silicon nanowires. Appl Phys Lett 78(15):2214–2216CrossRefGoogle Scholar
  4. 4.
    Cui Y, Duan X, Hu J et al (2000) Doping and electrical transport in silicon nanowires. J Phys Chem 104(22):5213–5216CrossRefGoogle Scholar
  5. 5.
    Cui Y, Lieber CM (2001) Functional nanoscale electronic devices assembled using silicon nanowire building blocks. Science 291:851–853CrossRefGoogle Scholar
  6. 6.
    Cui Y, Zhong Z, Wang D et al (2003) High performance silicon nanowire field effect transistors. Nano Lett 3(2):149–152CrossRefGoogle Scholar
  7. 7.
    Lu W, Xiang J, Timko BP et al (2005) One-dimensional hole gas in germanium/silicon nanowire heterostructures. PNAS 102(29):10046–10051CrossRefGoogle Scholar
  8. 8.
    Hu Y, Xiang J, Liang G et al (2008) Sub-100 Nanometer channel length Ge/Si nanowire transistors with potential for 2 THz switching speed. Nano Lett 8(3):925–930CrossRefGoogle Scholar
  9. 9.
    Li Y, Xiang J, Qian F et al (2006) Dopant-free GaN/AlN/AlGaN radial nanowire heterostructures as high electron mobility transistors. Nano Lett 6(7):1468–1473CrossRefGoogle Scholar
  10. 10.
    Lu W, Xie P, Lieber CM (2008) Nanowire transistor performance limits and applications. IEEE Trans Electron Devices 55(11):2839–2876CrossRefGoogle Scholar
  11. 11.
    Huang Y, Duan X, Cui Y et al (2001) Logic gates and computation from assembled nanowire building blocks. Science 294:1313–1317CrossRefGoogle Scholar

Copyright information

© Springer India 2016

Authors and Affiliations

  1. 1.MEMS and Microsensors GroupCSIR-Central Electronics Engineering Research InstitutePilaniIndia

Personalised recommendations