Skip to main content

Combinational Design Guidelines

  • Chapter
  • First Online:
  • 6775 Accesses

Abstract

This chapter describes about the design guidelines for the combinational logic designs. In the practical ASIC designs, these guidelines are used to improve the readability, performance of the design. The key practical guidelines discussed are use of ‘if-else’ and ‘case’ constructs and the practical scenarios, how to infer the parallel and priority logic. The detailed practical use of resource sharing and use of blocking assignments to describe the combinational logic design is explained in detail. The chapter key highlight is the description of the stratified event queuing and logical partitioning. This chapter also describes the scenarios of missing else, default in the sequential statements and combinational looping in the design. All the guidelines in this chapter are covered with the meaningful practical examples and the synthesized logic is explained for better understanding.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   109.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   139.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   199.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Vaibbhav Taraate .

Rights and permissions

Reprints and permissions

Copyright information

© 2016 Springer India

About this chapter

Cite this chapter

Taraate, V. (2016). Combinational Design Guidelines. In: Digital Logic Design Using Verilog. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2791-5_4

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2791-5_4

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2789-2

  • Online ISBN: 978-81-322-2791-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics