Abstract
Reversible quantum logic plays an important role in quantum computing. This paper proposes implementation of MAC unit using reversible logic. We have discussed all the elementary reversible logic gates which are used in the design. Here, 4 × 4 irreversible MAC has been compared with reversible MAC and it has been found that, there is 25.6 % reduction in the power consumption. The design has been simulated using ModelSim and synthesized using Cadence RTL compiler.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Kukati S, Sujana DV, Udaykumar S, Jayakrishnan P, Dhanabal R (2013) Design and implementation of low power floating point arithmetic unit. In: Proceedings of the 2013 international conference on green computing, communication and conservation of energy, ICGCE 2013, art no. 6823429, pp 205208, 2013
Dhanabal R, Srivastava D, Bharathi V (2014) Low power and area efficient half adder based carry select adder design using common boolean logic for processing element. J Theor Appl Inform Technol 64(3):718723
Dhanabal R, Bharathi V, Salim S, Thomas B, Soman H, Sahoo SK (2013) Design of 16-bit low power ALU-DBGPU. In: International journal of engineering and technology (IJET), 2013
Donald J (2007) Reversible logic synthesis with Fredkin and Peres gates. In: ACM journal on emerging technologies in computing systems, 3/1/2008
Dhanabal R, Sahoo SK, Barathi V, Samhitha NR, Cherian NA, Jacob PM (2014) Implementation of floating point MAC using residue number system. J Theor Appl Inform Technol 62(2):458463
Dhanabal R, Gunerkar R, Bharathi V (2014) Design and implementation of improved area efficient weighted modulo 2n + 1 adder design. ARPN J Eng Appl Sci 9(12):2569–2575
Swaraj, Raman M, Arun KK, Reddy, Srinivas K (2012) Reversible implementation of novel multiply accumulate (MAC) unit. In: 2012 international conference on communication information and computing technology (ICCICT), 2012
Dhanabal R, Bharathi V, Sri Chandrakiran G, Bharath Bhushan Reddy M (2014) VLSI design of floating point arithmetic and logic unit. J Theor Appl Inform Technol 64(3):703–709
https://www.ece.ucsb.edu/its/bluespec/training/…/Lec12_Conclusion.pdf
Dhanabal R, Ushashree (2013) Implementation of a high speed single precision floating point unit using verilog. In: International journal of computer applications (0975–8887), 2013
Dhanabal R, Bharathi V, Samhitha NR, Pavithra S, Prathiba S, Eugine J (2014) An efficient floating point multiplier design using combined booth and dadda algorithms. J Theor Appl Inform Technol 64(3):819824
Kukati S, Sujana DV, Udaykumar S, Jayakrishnan P, Dhanabal R (2013) Design and implementation of low power floating point arithmetic unit. In: Proceedings of the 2013 international conference on green computing, communication and conservation of energy, ICGCE 2013, art. no. 6823429, pp 205208, 2013
Dhanabal R, Bharathi V, Anand N, Joseph G, Oommen SS, Sahoo SK (2013) Comparison of existing multipliers and proposal of a new design for optimized performance. In: International journal of engineering and technology (IJET), 2013
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer India
About this paper
Cite this paper
Dhanabal, R., Bharathi, V. (2016). Implementation of MAC Unit Using Reversible Logic. In: Suresh, L., Panigrahi, B. (eds) Proceedings of the International Conference on Soft Computing Systems. Advances in Intelligent Systems and Computing, vol 397. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2671-0_32
Download citation
DOI: https://doi.org/10.1007/978-81-322-2671-0_32
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2669-7
Online ISBN: 978-81-322-2671-0
eBook Packages: EngineeringEngineering (R0)