Advertisement

Charge Pump with Improved High-Swing Cascode Current Source for Accurate Current Matching in DPLL

  • D. S. Rajeshwari
  • P. V. Rao
  • V. Rajesh
Conference paper
Part of the Advances in Intelligent Systems and Computing book series (AISC, volume 394)

Abstract

In loop dynamics of charge pump phase-locked loop, the charge pump current plays predominate role to loop bandwidth. Different charge pump architectures suffer from charge sharing, clock feed-through, channel charge injection, and current mismatch. Due to this, charge pump phase-locked loop can have more reference spur. Improved high-swing current source is proposed to obtain nearest current matching characteristics. 0.01 % of current mismatch is achieved with 3.3 V, 90 nm CMOS technology. The circuit is verified at process voltage temperature corners.

Keywords

Charge Pump Current Mirror Loop Bandwidth Charge Sharing Phase Frequency Detector 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.

References

  1. 1.
    Shi X, Imfeld K, Tanner S, Ansorge M. A low-jitter and low-power CMOS PLL for clock multiplication. Published in IEEE Esscirc—Mixed Signal, High Voltage & High Power Circuits 7, 2006.Google Scholar
  2. 2.
    Nanda U, Acharya DP, Patra SK. A new transmission gate cascode current mirror charge pump for fast locking low noise PLL. Circuits Systems and Signal Processing, © Springer Science Business Media New York, Apr. 2014.Google Scholar
  3. 3.
    Zhou J, Wang Z. A high-performance CMOS charge-pump for phase-locked loops. International conference on Microwave and millimeter wave technology ICMMT 2008, vol. 2, Apr 2008. pp. 839–842.Google Scholar
  4. 4.
    Zhiqun L, Shuangshuang Z, Ningbing H. Design of a high performance CMOS charge pump for phase-lockedloop synthesizers. J Semicond 14 February 2011;32(7):209–212.Google Scholar
  5. 5.
    Sujatha V, Dwahida banu RS. High performance charge pump phase locked loop with low current mismatch. IJCSI Jan 2012;9(Issue 1, N0. 2):442–446.Google Scholar
  6. 6.
    Razavi B. Design of analog CMOS integrated circuits. Tata McGraw Hill; 2002.Google Scholar
  7. 7.
    Fahim AM. Clock generators for SOC processors- circuits and architectures. Boston: Kluwer academic publishers.Google Scholar
  8. 8.
    Allen PE, Holberg DR. CMOS analog circuit design. Oxford: Oxford University Press; 2002.Google Scholar
  9. 9.
    Rhee W. Design of high-performance CMOS charge pumps in phase-locked loops. 1999 IEEE International Symposium on Circuits and Systems, ISCAS’99, vol. 2, 30 May–2 June 1999. pp. 545–548.Google Scholar
  10. 10.
    Lee J-S, Keel M-S, Lim S-I, Kim S. Charge pump with perfect current matching characteristics in phase-locked loops. Electron Lett. 2000;36(23):1907–8.CrossRefGoogle Scholar
  11. 11.
    Prutchi D, Norris M. Design & development of medical electronic instrumentation—practical perspective of the design, construction, and test of medical devices. Wiley; 2005.Google Scholar
  12. 12.
    Rajeshwari DS, Rao PV. 3.3 V low power, low peak jitter Voltage controlled oscillator for MICS applications. National conference on VLSI signal processing, communication and soft computing, 2014. pp. 331–336.Google Scholar

Copyright information

© Springer India 2016

Authors and Affiliations

  1. 1.Electronics & Communication DepartmentJain University & SiCon Design Technologies Pvt. LtdBengaluruIndia
  2. 2.Electronics & Communication DepartmentRajaRajeshwari College of EngineeringBengaluruIndia
  3. 3.SiCon Design Technologies Pvt. LtdBengaluruIndia

Personalised recommendations