Abstract
The paper presents an easy technique to simplify multiple inputs combinational digital logic circuits. By grouping of minterms in different sets, multiple inputs can be easily synthesized. The proposed technique is an exact method of minimization. The new approach reduces the minimization complexity of combinational circuits. The proposed method is fast, can be solved by paper–pen, and also by computer programming.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Veitch, E.W.: A chart method for simplifying truth functions. In: Transactions of the 1952 ACM Annual Meeting, ACM Annual Conference/Annual Meeting “Pittsburgh”, pp. 127–133. ACM, NY (1952)
Karnaugh, M.: The map method for synthesis of combinational logic circuits. AIEE Committee on Technical Operations for presentation at the AIEE summer General Meeting, Atlantic City, NJ, pp. 593–599 (1953)
Quine, W.V.: The problem of simplifying truth functions. Am. Math. Mon. 59(8), 521–531 (1952). doi:10.2307/2308219
McCluskey, E.J.: Minimization of boolean functions. Bell Syst. Tech. J. 35(6), 1417–1444 (1956)
Faber, W., Leone, N., Pfeifer, G., Ricca, F.: On look-ahead heuristics in disjunctive logic programming. Ann. Math. Artif. Intell. 51(2–4), 229–266 (2007)
Kunz, W., Stoffel, D., Menon, P.R.: Logic optimization and equivalence checking by implication analysis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 16(3), 266–281 (1997)
Choudhury, A.K., Das, S.R.: Some studies on connected cover term matrices of switching functions. Int. J. Control 2(5), 441–501 (1965). doi:10.1080/00207176508905564
Roy, S., Bhunia, C.T.: Constraints analysis for minimization of multiple inputs logic programming. In: Proceedings of International Conference on Signal and Speech Processing ICSSP-14, India, pp. 61–64 (2014). http://www.elsevierst.com/conference_book_download_chapter.php?id=4436&file=9789351072676_ICSSP_11.pdf
Shui, Y., Wei, X., Almaini, A.E.A.: Power minimization of FPRM functions based on polarity conversion. J. Comput. Sci. Technol. 18(3), 325–331 (2003)
Panda, R., Najm, F.: Technology decomposition for low power synthesis. In: IEEE Custom Integrated Circuits Conference, Santa Clara, California, USA, pp.650–655 (1997)
Roy, S., Bhunia, C.T.: Minterms generations algorithm using weighted sum method. Int. J. Curr. Sci. Technol. 1(2), 34–38 (2013). www.nitap.in/Documents/IJCST_V1N2_05_F1.pdf
Roy, S., Bhunia, C.T.: Minimization algorithm for multiple input to two input variables. In: Proceedings of the 2014 International Conference on Control, Instrumentation, Energy and Communication (CIEC), pp. 555–557 (2014). doi:10.1109/CIEC.2014.6959150
Acknowledgments
The authors gratefully acknowledge Dr. Mihir Kr. Shome, Associate Professor and HoD of Management and Humanities and Shri Anish Kr. Saha, Assistant Professor of CSE in NIT, Arunachal Pradesh for their kind support. Sahadev wants to give special thanks to Mahadev Roy, Sr. Teacher, Kanduria High School for his constant motivation to complete the research work and Momin for her all support.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2016 Springer India
About this paper
Cite this paper
Sahadev Roy, Rajesh Saha, Bhunia, C.T. (2016). Multiple Inputs Combinational Logic Minimization by Minterms Set. In: Afzalpulkar, N., Srivastava, V., Singh, G., Bhatnagar, D. (eds) Proceedings of the International Conference on Recent Cognizance in Wireless Communication & Image Processing. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2638-3_15
Download citation
DOI: https://doi.org/10.1007/978-81-322-2638-3_15
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2636-9
Online ISBN: 978-81-322-2638-3
eBook Packages: EngineeringEngineering (R0)