Comparison Between Three Different Types of Routing Algorithms of Network on Chip

  • Neetu Soni
  • Khemraj Deshmukh
Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 166)


Network on Chip (NoC) is an on-chip communication technology in which a large number of processing elements and storage blocks are integrated on a single chip. Due to scalability, adaptive nature, well resource utilization NoCs have become popular in and has efficiently replaced SoCs. NoCs performance depends mainly on the type of routing algorithm chosen. In this paper three different types of routing algorithms are being compared firstly one is deterministic routing (XY routing algorithm), secondly three partially adaptive routing (West-first, North-last and Negative-first) and two adaptive routing (DyAD, OE) are being compared with respect to Packet Injection Rate (PIR) of load for random traffic pattern for 4 × 4 mesh topology. All these comparison and simulation is done in NOXIM 2.3.1 simulator which is a cycle accurate systemC based simulator. The distribution of packets is Poisson type with Buffer depth (number of buffers) of input channel FIFO is 8. Packet size is taken as 8 bytes. The simulation time is taken 50,000 cycles. We found that XY routing is better when the PIR is low. The partially adaptive routing is good when the PIR is moderate. DyAD routing is suited when the load i.e. PIR is high.


Mesh Network Virtual Channel Buffer Depth Turn Model Current Router 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Guerrier P, Greiner A (2000) A generic architecture for on-chip packet-switched interconnections. In: Proceeding of the design, automation and test in europe conference and exhibition, pp 250–256. doi: 10.1109/DATE.2000.840047
  2. 2.
    Hemani A, Jantsch A, Kumar S, Postula A, Oberg J, Millberg M et al (2000) Network on a chip: an architecture for billion transistor era. In: Proceedings of the IEEE NorChip, p 332Google Scholar
  3. 3.
    Dally W, Towles B (2001) Route packets, not wires: on-chip interconnection networks. In: Proceedings of the design automation conference, pp 684–689Google Scholar
  4. 4.
    Sqroi M, Sheets M, Mihal A, Keutzer k, Malik S, Rabaey J et al (2001) Addressing the system-on-a-chip interconnect woes through communication-based design. In: Proceedings of the design automation conference, pp 667–672Google Scholar
  5. 5.
    Kumar S, Jantsch A, Soininen J, Forsell M, Millberg M, Oberg J et al (2002) A network on chip architecture and design methodology. In: Proceedings of the IEEE computer society annual symposium on VLSI, pp 105–112. doi: 10.1109/ISVLSI.2002.1016885
  6. 6.
    Marculescu R, Jingcao H, Ogras UY (2005) Key research problems in NoC design: a holistic perspective. In: Proceedings of the 3rd IEEE/ACM/IFIP international conference on hardware/software codesign and system synthesis (CODES + ISSS’05), pp 69–74. doi: 10.1145/1084834.1084856
  7. 7.
    Dally WJ (2004) Principles and practices of interconnection networks. Morgan Kaufmann, San FransiscoGoogle Scholar
  8. 8.
    Cheng PYK, Mak T (2011) Adaptive routing in network-on-chips using a dynamic programming network. IEEE Trans Ind Electron 58(8):3701–3716CrossRefGoogle Scholar
  9. 9.
    Hu J, Marculescu R (2004) DyAD: smart routing for networks-on-chip. In: Proceedings of the 41st design automation conference, pp 260–263Google Scholar
  10. 10.
    Zhang W, Hou L, Wang J, Geng S, Wu W (2009) Comparison research between XY and odd-even routing algorithm of a2-Dimension 3X3 mesh topology network-on-chip. Global Congress on Intelligent Systems, pp 329–333Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.SSTC BhilaiCSVTUBhilaiIndia

Personalised recommendations