Abstract
Priority encoder converts multiple binary inputs into binary representation of the index of active input bit with the highest priority. It is used where more than one device want to access the system, it decides the priority of the device to be serve by the system. Priority encoders are used when multiple devices have to share common resources. Several researches are made on these encoders but found no research work on FinFET based Priority encoder. The FinFET device has gained very much attention on recent VLSI designs and FinFET is the substitute for bulk CMOS at nano-scale because of its high short channel effect immunity, scalability and lower leakage power consumption. In this paper, a 4 input–3 output priority encoder is implemented using FinFET design.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Summerville DH, Delgado-Frias JG, Vassiliadis S (1996) A flexible bit-pattern associative router for interconnection networks. IEEE Trans Parallel Distrib Syst 7(5):447–485
Hennessy JL, Patterson (2002) Computer architecture: a quantitative approach, 3rd edn. Morgan Kaufmann, New York
Huang CH, Wang JS (2003) High-performance and power-efficient CMOS comparators. IEEE J Solid-State Circuits 38(2):254–262
Huang CH, Wang JS, Huang YC (2002) Design of high performance CMOS priority encoders and incremented/decrements using multilevel look ahead and multilevel folding techniques. IEEE J Solid-State Circuits 37(1):63–76
Delgado-Frias JG, Nyathi J, Summerville DH (1998) A programmable dynamic interconnection router with hidden refresh. IEEE Trans Circuits Syst Part I 45(11):1182–1190
Kadota H, Miyake J, Nishimichi Y, Kudoh H, Kagawa K (1985) An 8-Kbit content-addressable and reentrant memory. IEEE J Solid-State Circuits 20(5):951–957
Sekigawa T, Hayashi Y (1984) Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate. Solid-State Electron 27:827
Nuttinck S (2007) Double-gate FinFETs as a CMOS technology downscaling option: an RF perspective. IEEE Trans Electron Devices 54(2):279–283
Mathew L, Du Y, Thean AVY, Sadd M, Vandooren A, Parker C, Stephens T, Mora R, Rai R, Zavala M, Sing D, Kalpai S, Hughes J, Shimer R, Jallepalli S, Workman G, White BE, Nguyen BY, Mogab A (2004) Multi gated device architectures advances, advantages and challenges. In: International conference on integrated circuit design and technology, p 97
Zhang W, Fossum JG, Mathew L, Yang Du (2005) Physical insights regarding design and performance of independent-gate FinFETs. IEEE Trans Electron Devices 52(10):2198
Eminente S, Kyoung-Il N, Cristoloveanu S, Mathew L, Vandooren A (2005) Lateral and vertical coupling effects in MIGFETs. In: Proceedings of the IEEE international SOI conference, p 94
Endo K, Liu Y, Masahara M, Matsukawa T, O’uchi S, Suzuki E, Surdeanu A, Witters RL, Doornbos G, Nguyen VH, Van den bosch G, Vrancken C, Devriendt K, Neuilly F, Kunnen E, Suzuki E, Jurczak M, Biesmans S (2007) Independent double-gate FinFETs with asymmetric gate stacks. Microelectron Eng 84(9/10):2097
Masahara M, Surdeanu R, Witters L, Doornbos G, Nguyen VH, Van den bosch G, Vrancken C, Devriendt K, Neuilly F, Kunnen E, Suzuki E, Jurczak M, Biesmans S (2007) Independent double-gate FinFETs with asymmetric gate stacks. Microelectro Eng 84(9/10):2097
Dayal A, Akashe S (2013) A novel double gate finfet transistor: optimized power and performance analysis for emerging nanotechnologies. Comput Inf Syst Dev Inform Allied Res 4(4):75–80
van Rossem F (2009) Doping extraction in FinFET. University of Twente, thesis
Yu B, Chang L, Ahmed S, Wang H, Bell S, Yang CY, Tabery C, Ho C, Xiang Q, King T-J et al (2002) FinFET scaling to 10 nm gate length. In: Electron devices meeting. IEEE international conference on IEDM, pp 251–254
Poiroux T, Vinet M, Faynot O, Widiez J, Lolivier J, Ernst T, Previtali B, Deleonibus S (2005) Multiple gate devices: advantages and challenges. Microelectron Eng 80:378–385
Acknowledgments
The author would like to thanks ITM University, Gwalior for providing the cadence tool with collaboration of Cadence system design Bangalore for the work to be completed.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2015 Springer India
About this paper
Cite this paper
Mishra, V., Akashe, S. (2015). Calculation of Power Delay Product and Energy Delay Product in 4-Bit FinFET Based Priority Encoder. In: Lakshminarayanan, V., Bhattacharya, I. (eds) Advances in Optical Science and Engineering. Springer Proceedings in Physics, vol 166. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2367-2_36
Download citation
DOI: https://doi.org/10.1007/978-81-322-2367-2_36
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-2366-5
Online ISBN: 978-81-322-2367-2
eBook Packages: Physics and AstronomyPhysics and Astronomy (R0)