Modeling and Analysis of FinFET Based Schmitt Trigger with Stability Response and Gain-Bandwidth Product

Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 166)


Schmitt Trigger (ST) plays a vital role in analog circuit whose tremendous use in today’s VLSI design has enlightened the implementation of ultra low power ST design. Power consumption and delay is needed to be minimized for better performance of CMOS analog circuits. FinFET structure greatly contributes to decreases leakage power due to fin configuration. In this paper FinFET based ST is represented which suggest good noise response, gain bandwidth product and slew rate. Our design has obtain considerable reduced leakage power of 0.9 pW with delay of 264 ps for a sine wave of frequency 1 GHz by implementing Adaptive voltage level technique and obtain power dissipation of 1.636 mW at 0.7 V supply. Various performance parameters of the circuit have been evaluated with cadence virtuoso design tool at 45 nm FinFET implemented in independent gate mode (IG). After simulation a comparative analysis is carried with previous published 4T ST at 45 nm along with the proposed design and evaluate results. This work reduces delay and leakage power considerably as FinFET based ST offers delay and leakage power reduction of 37.38 and 75.15 % respectively at 0.7 V power supply. The slew rate of this design is 6.492 V/ps at 229.6 ps is obtained at 0.7 V.


Power Dissipation Slew Rate Leakage Power Standby Mode Schmitt Trigger 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.



We would like to thanks ITM University and cadence design system, Bangalore for their supports to our work.


  1. 1.
    Sakurai T (2004) Low power digital circuit design. In: Proceedings of 30th ESSCIRC 1356606, pp 11–18Google Scholar
  2. 2.
    Nowak EJ, Aller I, Ludwig T, Keunwoo K, Joshi RV, Ching-Te C, Bernstein K, Puri R (2004) Turning silicon on its edge. IEEE Circuits Devices Mag 20:20–31Google Scholar
  3. 3.
    Bohr M (2004) The new era of scaling in an SoC world. In: Proceedings of ISSCC 4977293, pp 23–28Google Scholar
  4. 4.
    Tang A, Yang Y, Lee C-Y, Jha NK (2014) McPAT-PVT: delay and power modeling framework for FinFET processor architectures under PVT variations. IEEE Trans 1Google Scholar
  5. 5.
    Roy K, Mahmoodi H, Mukhopadhyay S, Ananthan H, Bansal A, Cakici T (2006) Double-gate SOI devices for low-power and high-performance applications. In: Proceedings held jointly with 5th international conference on embedded systems and design, 19th international conference on VLSI design, p 1Google Scholar
  6. 6.
    Cotter M, Liu H, Datta S, Narayanan V (2013) Evaluation of tunnel FET-based flip-flop designs for low power, high performance applications. In: Proceedings of 14th international symposium on quality electronic design 6523647, pp 430–437Google Scholar
  7. 7.
    Rabaey JM (1996) Digital integrated circuits (a design perspective), Prentice-Hall, Englewood Cliffs, New JerseyGoogle Scholar
  8. 8.
    Saini S, Veeramachaneni S, Kumar AM, Srinivas MB (2009) Schmitt trigger as an alternative to buffer insertion for delay and power reduction in VLSI interconnects. In: TENCON IEEE region 10 conference, pp 1–5Google Scholar
  9. 9.
    Saxena A, Shrivastava A, Akashe S (2014) Design and performance evaluation of Schmitt trigger for nano scale CMOS. Quantum Matter 3:1–4Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  • Pawan Sharma
    • 1
  • Saurabh Khandelwal
    • 1
  • Shyam Akashe
    • 1
  1. 1.Department of ECEITM UniverseGwaliorIndia

Personalised recommendations