High Performance FinFET Based D Flip Flop Including Parameter Variation

Conference paper
Part of the Springer Proceedings in Physics book series (SPPHY, volume 166)


In present digital circuit’s leakage current controlled delay flip flops are needed significantly for circuit stability and high performance. The use of delay flip flop in finite state machine is to store the circuit state which requires low power consumption for scaled down devices. In this paper we have employed delay flip flop using FinFET design with multiple threshold technique to reduce the leakage power which targets both combinational and sequential elements. Parameter variations are also done to minimize sub-threshold leakage current in FinFET based D flip flops. The proposed circuit shows a design with the aim to increase the throughput of D flip flop in comparison to the Conventional transmission gate based D flip flop by considering minimum transistor count with reduced circuit delay and leakage power. Short channel effect gets considerably reduced due to fin structure and geometry. Simulation result shows that the proposed MTCMOS based FinFET D flip flop has the least leakage power dissipation of nearly 9.20 pW at 0.7 V supply voltage.


Flip Flop Total Power Consumption Leakage Power Short Channel Effect Transmission Gate 


  1. 1.
    Mehta K, Arora N, Singh BP (2011) Low power efficient D flip flop circuit. In: Proceedings of international symposium on devices MEMS, intelligent systems and communication 1(8):16–19Google Scholar
  2. 2.
    Singh S, Singh SK, Singh Kumar M, Sagar Kumar R (2012) Design and analysis of clocked subsystem elements using leakage reduction technique. Int J Sci Technol Res 1(5):112–116Google Scholar
  3. 3.
    Sagar Daya CH, Moorthy Krishna T (2012) Design of a low power flip-flop using MTCMOS technique. Int J Comput Appl Inf Technol 1(1):19–20Google Scholar
  4. 4.
    Heo S, Shin Y (2007) Minimizing leakage of sequential circuits through flip-flop skewing and technology mapping. J Semicond Technol Sci 7(4):215–220CrossRefGoogle Scholar
  5. 5.
    Baek D, Shin I, Shin Y (2013) Accurate gate delay extraction for timing analysis of body-biased circuits. J Circuits Syst Comput 22(8):1350072-1-16Google Scholar

Copyright information

© Springer India 2015

Authors and Affiliations

  1. 1.ITM UniverseGwaliorIndia

Personalised recommendations