Skip to main content
SpringerLink
Log in
Book cover

Computational Advancement in Communication Circuits and Systems pp 383–388Cite as

Design and Delay Analysis of Column Decoder Using NMOS Transistor at Nano Level for Semiconductor Memory Application

  • Conference paper
  • First Online:

Part of the book series: Lecture Notes in Electrical Engineering ((LNEE,volume 335))

Abstract

Column decoder is the part of semiconductor memory used to retrieve the data from locations addressed by row decoder. In this paper 2–4 column decoder based on NMOS transistor has been designed with enhanced decoding speed at 150 nm channel length of transistor. The circuit is simulated using T-SPICE software. On voltage of the bit sources has been changed in accordance with the voltage of power supply V dd to report the variation of delay for decoding column.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. S.M. Kang, Y. Leblebici, CMOS Digital Integrated Circuits Analysis and Design (Tata McGraw-Hill, New Delhi, 2003)

    Google Scholar 

  2. R.J. Baker, W.H. Li, D. Boyce, CMOS Circuit Design, Layout, and Simulation (PHI, New Delhi 2003)

    Google Scholar 

  3. J. Rabaey, A. Chandrakasan, B. Nikolic, Digital Integrated Circuits A Design Perspective (Pearson Education, Upper Saddle River, 2005)

    Google Scholar 

  4. J. Uyemura, Introduction to VLSI Circuits and Systems (Willey, India, 2007)

    Google Scholar 

  5. M.H. Rashid, Introduction to PSpice Using OrCad for Circuits and Electronics (PHI, New Delhi 2005)

    Google Scholar 

  6. T. Kobayashi, K. Arimoto, Y. Ikeda, M. Hatanaka, K. Mashiko, M. Yamada, Nakano, Takao A high-speed 64 K × 4 CMOS DRAM using on-chip self-timing techniques. IEEE J. Solid-State Circuits SC-21, 655–661 (1986)

    Google Scholar 

  7. K. Sasaki, S. Hanamura, K. Ueda, T. Oono, O. Minato, Y. Sakai, S. Meguro, M. Tsunematsu, T. Masuhara, M. Kubotera, H. Toyoshima, A 15-ns 1-Mbit CMOS SRAM. IEEE J. Solid-State Circuits 23(5), 1067–1072 (1988)

    Google Scholar 

  8. F. Baba, H. Mochizuki, T. Yabu, K. Shirai, K. Miyasaka, A 64 K DRAM with 35 ns static column operation. IEEE J. Solid-State Circuits SC-18, 447–451 (1983)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Electronics and Communication Engineering Department, Narula Institute of Technology, Kolkata, India

    Sonali Bhowmik & Surajit Bari

Authors
  1. Sonali Bhowmik
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. Surajit Bari
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to Surajit Bari .

Editor information

Editors and Affiliations

  1. School of Electronics & Computer Science, University of Southampton, Southampton, United Kingdom

    Koushik Maharatna

  2. Design & Growth, Institute of Materials Research & Engg, Singapore, Singapore

    Goutam Kumar Dalapati

  3. Electronics and Telecommunication Engg, Jadavpur University, Kolkata, West Bengal, India

    P K Banerjee

  4. Electronics and Electrical Communication, Indian Institute of Technology Kharagpur, Kharagpur, West Bengal, India

    Amiya Kumar Mallick

  5. Centre for Millimeter Wave Semiconductor Devices and Systems, Defence Research and Development Org., Kolkata, West Bengal, India

    Moumita Mukherjee

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer India

About this paper

Cite this paper

Bhowmik, S., Bari, S. (2015). Design and Delay Analysis of Column Decoder Using NMOS Transistor at Nano Level for Semiconductor Memory Application. In: Maharatna, K., Dalapati, G., Banerjee, P., Mallick, A., Mukherjee, M. (eds) Computational Advancement in Communication Circuits and Systems. Lecture Notes in Electrical Engineering, vol 335. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2274-3_42

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2274-3_42

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2273-6

  • Online ISBN: 978-81-322-2274-3

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation