Skip to main content

A Compact Analytical Model for 2D Triple Material Surrounding Gate Nanowire Tunnel Field Effect Transistors

  • Conference paper
  • First Online:
Intelligent Computing and Applications

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 343))

Abstract

In this paper, we have formulated a two-dimensional (2D) analytical model for surface potential and electric field of a p-type tri-material gate (TMG) gate-all-around (GAA) nanowire tunneling field effect transistor (TFET). The proposed model includes the effect of voltage at the drain end, work functions of the gate metal, oxide thickness, and radius of the silicon nanowire. Incorporating the advantages of surrounding gate with three different gate material work functions, this nanostructure of TMG GAA TFET is proposed and shows improved electrical characteristics. Also a step change of potential along the channel is obtained, which screens the region R1 from the drain potential variations, thus reducing the drain control over the channel. This results in appreciable diminishing of short channel effects and hot carrier effects, which are investigated by developing a 2D analytical model. The analytical results are compared and verified with the simulation results.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Rajat, V., Jagadesh Kumar, M.: A pseudo 2D-analytical model of dual material gate all-around nanowire tunneling FET. IEEE Trans. Electr. Devices (2014)

    Google Scholar 

  2. Shao, Q., Zhao, C., Wu, C., Zhang, J., Zhang, L., Yu, Z.: Compact model and projection of silicon nanowire tunneling transistors (NWTFETs). In: International Conference of Electronic Devices and Solid-State Circuits (EDSSC) (2013)

    Google Scholar 

  3. Saurabh, S., Kumar, M.J.: Estimation and compensation of process induced variations in nanoscale tunnel field effect transistors (TFETs) for improved reliability. IEEE Trans. Device Mater. Reliab. 10(3), 390–395 (2010)

    Google Scholar 

  4. Verhulst, A.S., Sorée, B., Leonelli, D., Vandenberghe, W.G., Groeseneken, G.: Modeling the single-gate, double-gate, and gate-all-around tunnel field-effect transistor. J. App. Phys. 107(2), 024518 (2010)

    Google Scholar 

  5. Shen, C., Ong, S.-L., Heng, C.-H., Samudra, G., Yeo, Y.-C.: A variational approach to the two-dimensional nonlinear Poisson’s equation for the modeling of tunneling transistors. IEEE Electr. Device Lett. (2008)

    Google Scholar 

  6. Santra, AA.: A subthreshold analysis of triple-material cylindrical gate-all-around (TM-CGAA) MOSFETs. National Institute of Technology, Rourkela (2013)

    Google Scholar 

  7. Kumar, S.P., Agrawal, A., Chaujar, R., Kabra, S., Gupta, M., Gupta, R.S.: Threshold voltage model for small geometry AlGaN/GaN HEMTs based on analytical solution of 3-D Poisson’s equation. Microelectron. J. 38(101), 1013–1020 (2007)

    Article  Google Scholar 

  8. Chaudhry, A., Kumar, M.J.: Controlling short-channel effect in deep-submicron SOI MOSFETs for improved reliability: a review. IEEE Trans. Electr. Devices 4(1), 99–109 (2006)

    Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to D. Saraswathi .

Editor information

Editors and Affiliations

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer India

About this paper

Cite this paper

Saraswathi, D., Balamurugan, N.B., Priya, G.L., Manikandan, S. (2015). A Compact Analytical Model for 2D Triple Material Surrounding Gate Nanowire Tunnel Field Effect Transistors. In: Mandal, D., Kar, R., Das, S., Panigrahi, B. (eds) Intelligent Computing and Applications. Advances in Intelligent Systems and Computing, vol 343. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2268-2_35

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2268-2_35

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2267-5

  • Online ISBN: 978-81-322-2268-2

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics