Skip to main content
SpringerLink
Log in
Book cover

Computational Intelligence in Data Mining - Volume 3 pp 229–237Cite as

Implementation of 32-Point FFT Processor for OFDM System

  • Conference paper
  • First Online:

Part of the book series: Smart Innovation, Systems and Technologies ((SIST,volume 33))

Abstract

Due to the advanced VLSI technology, Fast Fourier Transform (FFT) and Inverse Fast Fourier Transform (IFFT) has been applied to wide field in wireless Communication applications. For modern communication systems, the FFT/IFFT is very important in the OFDM. Because of FFT/IFFT is the key computational block to execute the baseband multicarrier demodulation and modulation in OFDM system. An implementation of the 32-point FFT processor with radix-2 algorithm in R2MDC architecture is the processing element. This butterfly- Processing Element (PE) used in the 32-FFT processor reduces the multiplicative complexity by using real constant multiplication in one method and eliminates the multiplicative complexity by using add and shift operation in the proposed method.

This is a preview of subscription content, log in via an institution.

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   169.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   219.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   219.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Verma, P., Kaur, H., Singh, M.: VHDL implementation of FFT/IFFT blocks for OFDM. In: Proceedings of International, Conference on Advances in Recent in Communication and Computing, PI 978-1-2244-51-4-3, Kerala, pp. 186–188 (2009)

    Google Scholar 

  2. Jinsing, X., Xiaochun, L., Haitao, W., Yujing, B., Decai, Z., Xiaolong, Z., Chaogang, W.: Implementation of MB-OFDM transmitter baseband based on FPGA. In: 4th IEEE (ICCSC 2008), 26–28 May 2008

    Google Scholar 

  3. Li, W., Wanhammar, L.: Complex multiplication reduction in FFT processor. In: SSoCC’02 Falkenberg, Sweden, Mar 2002

    Google Scholar 

  4. Preeti, G.B., Uma Reddy N.V.: Implementation of area efficient OFDM transceiver on FPGA. Int. J. Soft Comput. Eng. 3(3), 144–147 (2013). ISSN 2231-2307

    Google Scholar 

  5. Prajapati, K., Sharma, A., Thakor, H.: Implementation of an optimized 8 point FFT in pipeline architecture for FPGA’s system, vol. 1, Issue 4, (2014)

    Google Scholar 

  6. U.M. Baese: Digital Signal Processing with FPGA, 3rd edn. Springer, Berlin (2007)

    Google Scholar 

  7. Petrov, M., Glenser, M.: Optimal FFT architecture selection for OFDM receiver on FPGA. In: Proceedings of 2005 IEEE International Conference on Field Programmable technology, PI. 0-7803-9407-0, Singapore, pp. 313–314 (2005)

    Google Scholar 

  8. Cooley, J.W., Tukey, J.W.: An algorithm for the machine calculation of complex fourier series. Math. Comput. 19, 297–301 (1965)

    Google Scholar 

  9. Li, W., Wanhammar, L.: An FFT processor based on 16 point module. In: Proceedings of Norchip Conference, Stckholm, Sweden, pp. 125–130 (2001)

    Google Scholar 

  10. Wang, B., Zang, Q., Ao, T., Huang, M.: Design of pipelined FFT processor based on FPGA. In: Proceedings of 2nd International Conference on (ICCMS’10), pp. 432–435 (2010)

    Google Scholar 

Download references

Author information

Authors and Affiliations

  1. Department of ECE, GMR Institute of Technology, Rajam, A.P, India

    G. Soundarya, V. Jagan Naveen & D. Tirumala Rao

Authors
  1. G. Soundarya
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. V. Jagan Naveen
    View author publications

    You can also search for this author in PubMed Google Scholar

  3. D. Tirumala Rao
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to G. Soundarya .

Editor information

Editors and Affiliations

  1. School of Electrical and Information Engineering, University of South Australia, South Australia, Australia

    Lakhmi C. Jain

  2. Computer Science and Engineering, Veer Surendra Sai University of Technolo, Sambalpur, Odisha, India

    Himansu Sekhar Behera

  3. Computer Science & Engineering, Kalyani University, Nadia, West Bengal, India

    Jyotsna Kumar Mandal

  4. Dept. of Computer Science and Eng., National Institute of Technology Rourkela, Rourkela, India

    Durga Prasad Mohapatra

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer India

About this paper

Cite this paper

Soundarya, G., Naveen, V.J., Rao, D.T. (2015). Implementation of 32-Point FFT Processor for OFDM System. In: Jain, L., Behera, H., Mandal, J., Mohapatra, D. (eds) Computational Intelligence in Data Mining - Volume 3. Smart Innovation, Systems and Technologies, vol 33. Springer, New Delhi. https://doi.org/10.1007/978-81-322-2202-6_20

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-2202-6_20

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-2201-9

  • Online ISBN: 978-81-322-2202-6

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation