Skip to main content

MOS Combinational Circuits

  • Chapter
  • First Online:

Abstract

This chapter deals with metal–oxide–semiconductor (MOS) combinational circuits. The operation of pass-transistor logic circuits based on switch logic is explained and advantages and limitations of pass-transistor logic circuits are highlighted. The different members of pass-transistor logic family are introduced. The static and switching characteristics of multi-input NOR and NAND gates based on gate logic are discussed in detail. The operation of MOS dynamic circuits are explained and charge sharing and charge leakage problems associated with MOS dynamic circuits are introduced. The clock skew problem of MOS dynamic circuits is also discussed. The operation of domino-complementary metal–oxide–semiconductor (CMOS) and (NO Race) NORA-CMOS dynamic circuits is explained. Realization of several example functions, such as full adder, parity generator, and priority encoder, using the three logic styles is considered and their area and delay are compared.

This is a preview of subscription content, log in via an institution.

Buying options

Chapter
USD   29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD   39.99
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD   54.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info
Hardcover Book
USD   54.99
Price excludes VAT (USA)
  • Durable hardcover edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Learn about institutional subscriptions

References

  1. Fabricius, E.D.: Introduction to VLSI Design. McGraw-Hill, New York (1990)

    Google Scholar 

  2. Pucknell, D.A., Eshraghian, K.: Basic VLSI Design Systems and Circuits, 2nd edn. Prentice-Hall of India Private Limited, New Delhi (1988)

    Google Scholar 

  3. Kang, S.-M., Leblebici, Y.: CMOS Digital Integrated Circuits: Analysis and Design, 3rd edn. Tata McGraw-Hill Publishing Company Limited, India (2003)

    Google Scholar 

  4. Baker, R.J., Li, H.W., Boyce, D.E.: CMOS Design, Layout, and Simulation. IEEE Press, Piscataway (1998)

    Google Scholar 

  5. Oklobdzija, V.G., Montoye, R.K.: Design-performance trade-offs in CMOS-domino logic. IEEE J. Solid-State Circuits SC-21(2), 304–306 (1986)

    Article  Google Scholar 

  6. Goncalves, N.F., De Man, H.J.: NORA: a racefree dynamic CMOS technique for pipelined logic structures. IEEE J. Solid-State Circuits SC-18(3), 261–266 (1983)

    Article  Google Scholar 

  7. Yano, K., Sasaki, Y., Rikino, K., Seki, K.: Top-down pass transistor logic design. IEEE J. Solid-State Circuits 31, 792–803 (1996)

    Article  Google Scholar 

Download references

Author information

Authors and Affiliations

Authors

Corresponding author

Correspondence to Ajit Pal .

Rights and permissions

Reprints and permissions

Copyright information

© 2015 Springer India

About this chapter

Cite this chapter

Pal, A. (2015). MOS Combinational Circuits. In: Low-Power VLSI Circuits and Systems. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1937-8_5

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-1937-8_5

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-1936-1

  • Online ISBN: 978-81-322-1937-8

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics