Abstract
A novel reconfigurable cipher coprocessor (RCP) is designed with supporting both symmetric and asymmetric algorithms. First, a memory-sharing S-box is proposed to provide a reconfigurable S-box with reduced hardware resources. Then, arbitrary permutation unit, reconfigurable arithmetic operation unit, and shift unit are designed. All the operation units are combined with control module, configuration registers, data interconnect bus, and other parts to form a RCP coprocessor, which can implement different cryptographic algorithms by changing the configuration to adapt different application scenarios. The reconfigurable cipher coprocessor that can realize DES, 3DES, AES, IDEA, RC6, and RSA algorithms is integrated with a 32-bit CPU, 32K SRAM, and other peripherals. The simulation results show that the RCP has advantages in resource usage and flexibility with a relevant performance.
This is a preview of subscription content, log in via an institution.
Buying options
Tax calculation will be finalised at checkout
Purchases are for personal use only
Learn about institutional subscriptionsReferences
Patel, D., Muresan, R.: Triple-DESASIC module for a power smart system-on-chip architecture. Canadian Conference on Electrical and Computer Engineering, pp. 1069–1072 (2006)
Wang, C., Heys, H.M.: Using a pipelined S-box in compact AES hardware implementations. 8th IEEE International Conference (NEWCAS), pp. 101–104 (2010)
Chen, Y.L., et al.: Design and implementation of reconfigurable RSA cryptosystem. International Symposium on VLSI Design, Automation and Test, pp. 1–4, April 2007
Muthukumar, B., et al.: High speed hardware implementation of an elliptic curve cryptography (ECC) co-processor. Trendz Inf Sci Comput, 176–180 (2010)
Jithendra, K.B., et al.: FPGA implementation of secure time shared hash stream cipher. International Conference Computational Intelligence and Communication Networks (CICN), pp. 381–385 (2011)
Yan, W., You, K., Han, J., Zeng, X.: Low-cost reconfigurable VLSI implementation of the SMS4 and AES algorithms. IEEE 8th International Conference on ASIC, pp. 135–138 (2009)
Smyth, N., McLoone, M., McCanny, J.V.: Reconfigurable processor for public-key cryptography. IEEE Signal Processing Systems Design and Implementation, pp. 7803–9333 (2005)
Acknowledgments
This work was sponsored by the National Natural Scientific Foundation of China (Grant No. 61006029) and Qing Lan Project.
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer India
About this paper
Cite this paper
Tian, C., Zhu, J., Shan, W., Fu, X. (2014). VLSI Design of Reconfigurable Cipher Coprocessor Supporting both Symmetric and Asymmetric Cryptographic Algorithms. In: Patnaik, S., Li, X. (eds) Proceedings of International Conference on Computer Science and Information Technology. Advances in Intelligent Systems and Computing, vol 255. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1759-6_36
Download citation
DOI: https://doi.org/10.1007/978-81-322-1759-6_36
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-1758-9
Online ISBN: 978-81-322-1759-6
eBook Packages: EngineeringEngineering (R0)