Abstract
Reversible computation plays an important role in the synthesis of circuits having application in quantum computing-, low-power CMOS design-, bioinformatics-, and nanotechnology-based systems. Conventional logical circuits are not reversible. A reversible circuit maps each input vector, into a unique output vector and vice versa. A new 4 × 4 reversible full-adder gate called as SMG gate is suggested in this paper. Three approaches to design reversible two’s complement adder/subtractor with overflow detection logic are also proposed. The first approach is based on Toffoli and Feynman gates, second approach is based on Peres gate, and third approach is based on the new SMG gate. The proposed reversible circuits are evaluated in terms of number of quantum cost.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
M. A. Nielsen, I. L. Chuang, “Quantum Computation and Quantum Information”, Cambridge Univ. Press, Cambridge, 2000
R. Landauer, “Irreversibility and Heat Generation in the Computational Process”, IBM Journal of Research and Development, 5, pp. 183 – 191, 1961
C.H. Bennett, “Logical Reversibility of Computation”, IBM Journal of Research and Development, volume 17, pp. 525-532, 1973
Donald P Leach, Albert Paul Malvino, Goutam Saha, “Digital Principles and Applications”, Tata McGraw-Hill, New Delhi, 2006
T. Toffoli, “Reversible Computing”, Tech. Memo MIT/LCS/TM-151, MIT Lab for Computer Science, 1980
R. Feynman, “Quantum mechanical computers”, Optics News vol. 11, issue 2, pp. 11–20, 1985
Himanshu Thapliyal, M. B. Srinivas and Mandalika B, “Novel design and reversible logic synthesis of multiplexer based full adder and multipliers”, Forty Eighth Midwest Symposium on Circuits and Systems, Vol. 2, pp. 1593-1596, 2005
Rangaraju H G, Venugopal U, Muralidhara K N, Raja K B, “Low Power Reversible Parallel Binary Adder/Subtractor”, International Journal of VLSI design & Communication Systems, Vol. 1, No. 3, pp. 23-34, 2010
Md. Saiful Islam, Muhammad Mahbubur Rahman, Zerina begum, and Mohd. Zulfiquar Hafiz, “Efficient Approaches for Designing Fault Tolerant Reversible Carry Look-Ahead and Carry Skip Adders”, MASAUM Journal of Basic and Applied Sciences, Vol. 1, No. 3, 2009
Bhagyalakshmi H R, Venkatesha M K, “An Improved Design of a Multiplier using Reversible Logic Gates”, International Journal of Engineering Science and Technology, Volume 2, Issue 8, pp 3838-3845, 2010
Vandana Shukla, O P Singh, G R Mishra, R K Tiwari, “Design of a 4-bit 2’s Complement Reversible Circuit for Arithmetic Logic Unit Applications”, The International Conference on Communication, Computing and Information Technology, 2012
Soudebeh Boroumand, “A Novel Nanometric Reversible Four-bit Signed-magnitude Adder/Subtractor”, Life Science Journal, volume 9 issue 3, 2012
Majid Mohammadi, Majid Haghparast, Mohammad Eshghi, Keivan Navi, “Minimization and Optimization of reversible BCD-Full adder/subtractor using Genetic Algorithm and Don’t care concept”, International Journal of Quantum Information, Volume 7, Number 5, pp. 969-989, 2009
Alex Parent and Jacob Parker, “QCviewer0.8”, May 2012, http://qcirc.iqc.uwaterloo.ca
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer India
About this paper
Cite this paper
Gandhi, S.M., Devishree, J., Sathish Mohan, S. (2014). A New Reversible SMG Gate and Its Application for Designing Two’s Complement Adder/Subtractor with Overflow Detection Logic for Quantum Computer-Based Systems. In: Krishnan, G., Anitha, R., Lekshmi, R., Kumar, M., Bonato, A., Graña, M. (eds) Computational Intelligence, Cyber Security and Computational Models. Advances in Intelligent Systems and Computing, vol 246. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1680-3_28
Download citation
DOI: https://doi.org/10.1007/978-81-322-1680-3_28
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-1679-7
Online ISBN: 978-81-322-1680-3
eBook Packages: EngineeringEngineering (R0)