Analog-to-Digital Converter (ADC) and Digital-to-Analog Converter (DAC) Using Quantum Dot Gate Field-Effect Transistor (QDGFET)

  • Supriya Karmakar


Analog circuits such as analog-to-digital converters (ADCs) and digital-to-analog converters (DACs) using QDGFET are discussed in Chapter 7. This chapter also introduces another quantum dot-based device known as quantum dot gate nonvolatile memory (QDNVM) which is used as a variable threshold voltage transistor (QDVTH) to realize compact comparator circuits. This chapter discusses the reduction of the number of elements in circuits based on QDGFET. Different comparator architectures are also discussed here. The design of six-bit ADCs and DACs is also presented. Performance analysis of a three-bit ADC as well as six-bit ADC is also presented. The design of a “reconstruction circuit” which successfully reconstructs the input analog signal concludes the chapter.


Threshold Voltage Reference Voltage Total Harmonic Distortion Comparator Output Gate Region 
These keywords were added by machine and not by the authors. This process is experimental and the keywords may be updated as the learning algorithm improves.


  1. 1.
    Ferragina, V., Ghittori, N., Maloberti, F.: Low-power 6-bit flash ADC for high-speed data converters architectures. In: The Proceedings IEEE International Symposium on Circuits and Systems – ISCAS, Island of Kos, Greece (2006)Google Scholar
  2. 2.
    El-Chammas, M., Murmann, B.: A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. IEEE J. Solid-State Circuits 46(4), 838–847 (2011)CrossRefGoogle Scholar
  3. 3.
    El-Chammas, M., Murmann, B.: A 12-GS/s 81-mW 5-bit time-interleaved flash ADC with background timing skew calibration. In: Symposium on VLSI Circuits Digital, Honolulu, June 2010, pp. 157–158Google Scholar
  4. 4.
    Dickinson, A.R.: Device to manifest an unknown voltage as a numerical quantity. U.S. Patent 2,872,670, filed 26 May 1951, issued 3 Feb 1959Google Scholar
  5. 5.
    Barney, K.H.: Binary quantizer. U.S. Patent 2,715,678, filed 26 May 1 950, issued 16 Aug 1955Google Scholar
  6. 6.
    Gordon, B.M., Talambiras, R.P.: Information translating apparatus and method. U.S. Patent 2,989,741, filed 22 July 1955, issued 20 June 1961Google Scholar
  7. 7.
    Jimin Cheon Han, G.: Noise analysis and simulation method for a single-slope ADC with CDS in a CMOS image sensor. IEEE Trans. Circuits Syst. 55(10), 2980–2987 (2008)MathSciNetCrossRefGoogle Scholar
  8. 8.
    Lim, S., Lee, J., Kim, D., Han, G.: High-speed CMOS image sensor with column-parallel two-step single-slope ADCs. IEEE Trans. Electron Devices 56(3), 393–398 (2009)CrossRefGoogle Scholar
  9. 9.
    Zhimin, Z., Bedabrata, P., Fossum, E.R.: CMOS active pixel sensor with on-chip successive approximation analog-to-digital converter. IEEE Trans. Electron Devices 44(10), 1759 (1997)CrossRefGoogle Scholar
  10. 10.
    Karmakar, S., Chandy, J.A., Jain, F.C.: Design of ADCs and DACs using 25 nm quantum dot gate FETs. In: Lester Eastman Conference on High Performance Devices, Troy, NY, USA, 3–5 Aug 2010Google Scholar
  11. 11.
    Jain, F., Karmakar, S., Alamoody, F., Suarez, E., Gogna, M., Chan, P.-Y., Chandy, J., Miller, B., Heller, E.: Quantum dot gate 3-state InGaAs FETs for multi-valued logic circuits and advanced ADCs. In: Proceedings of Government Microcircuit Applications & Critical Technology Conference, 2010 (GOMACTech-10), Reno, NV, USA, 22–25 Mar 2010Google Scholar
  12. 12.
    Ozalevli, E., Lo, H.-J., Hasler, P.E.: Binary-weighted digital-to-analog converter design using floating-gate voltage references. IEEE Trans. Circuits Syst. 55(4), 990–998 (2008)MathSciNetCrossRefGoogle Scholar
  13. 13.
    Pastoriza, J.J.: Solid state digital-to-analog converter. U.S. Patent 3,747,088, filed 30 Dec 1970, issued 17 July 1973Google Scholar
  14. 14.
    Hnatek, E.R.: A User’s Handbook of D/A and A/D Converters, pp. 282–295. Wiley, New York (1976). ISBN 0-471-40109-9Google Scholar
  15. 15.
    Lee, T.-C., Lin, C.-H.: Nonlinear R-2R transistor-only. IEEE Trans. Circuits Syst. 57(10), 2644–2653 (2010)MathSciNetCrossRefGoogle Scholar
  16. 16.
    Lee, T.-C., Lin, C.-H.: Modeling R-2R segmented-ladder DACs. IEEE Trans. Circuits Syst. 57(1), 31–43 (2010)MathSciNetGoogle Scholar
  17. 17.
    Karmakar, S., Chandy, J.A., Jain, F.C.: Implementation of ADC and DAC using quantum dot gate non-volatile memory. J. Signal Process. Syst. June 2013. doi:  10.1007/s11265-013-0789-4

Copyright information

© Springer India 2014

Authors and Affiliations

  • Supriya Karmakar
    • 1
  1. 1.Intel CorporationHillsboroUSA

Personalised recommendations