Skip to main content
SpringerLink
Log in

A Novel Hardware/Software Partitioning Technique for System-on-Chip in Dynamic Partial Reconfiguration Using Genetic Algorithm

  • Conference paper
  • First Online:
Proceedings of the Second International Conference on Soft Computing for Problem Solving (SocProS 2012), December 28-30, 2012

Part of the book series: Advances in Intelligent Systems and Computing ((AISC,volume 236))

Abstract

Hardware/software partitioning is a common method used to reduce the design complexity of a reconfigurable system. Also, it is a major critical issue in hardware/software co-design flow and high influence on the system performance. This paper presents a novel method to solve the hardware/software partitioning problems in dynamic partial reconfiguration of system-on-chip (SoC) and observes the common traits of the superior contributions using genetic algorithm (GA). This method is stochastic in nature and has been successfully applied to solve many non-trivial polynomial hard problems. It is based on the appropriate formulation of a general system model, being therefore independent of either the particular co-design problem or the specific partitioning procedure. These algorithms can perform decomposition and scheduling of the target application among available computational resources at runtime. The former have been entirely proposed by the authors in previous works, while the later have been properly extended to deal with system-level issues. The performance of all approaches is compared using benchmark data provided by MCNC standard cell placement benchmark netlists. This paper has shown the solution methodology in the basis of quality and convergence rate. Consequently, it is extremely important to choose the most suitable technique for the particular co-design problem that is being confronted.

This is a preview of subscription content, log in via an institution to check access.

Access this chapter

Log in via an institution
Chapter
USD 29.95
Price excludes VAT (USA)
  • Available as PDF
  • Read on any device
  • Instant download
  • Own it forever
eBook
USD 259.00
Price excludes VAT (USA)
  • Available as EPUB and PDF
  • Read on any device
  • Instant download
  • Own it forever
Softcover Book
USD 329.99
Price excludes VAT (USA)
  • Compact, lightweight edition
  • Dispatched in 3 to 5 business days
  • Free shipping worldwide - see info

Tax calculation will be finalised at checkout

Purchases are for personal use only

Institutional subscriptions

References

  1. Gajski, D.D., Vahid, F., Narayan, S., Gong, J.: SpecSyn—an environment supporting the specify-explore-refine paradigm for Hardware/Software system design. IEEE Trans. VLSI Syst. 6(1), 84–100 (1998)

    Article  Google Scholar 

  2. Henkel, J.: A low power Hardware/Software partitioning approach for core-based embedded systems. In: Proceedings of the 36th ACM/IEEE Conference on Design Automation, pp. 122–127 (1999)

    Google Scholar 

  3. Goldstein, S.C., Schmit, H., Budiu, M., Moe, M., Taylor, R.R.: PipeRench—a reconfigurable architecture and compiler. IEEE Computer 33, 70–77 (2000)

    Article  Google Scholar 

  4. DeHon, A.: DPGA-coupled microprocessors-commodity ICs for the early 21st century. In: Proceedings of FCCM (1994)

    Google Scholar 

  5. Stitt, G., Vahid, F.: Hardware/Software partitioning of software binaries. In: IEEE/ACM International Conference on Computer Aided Design, pp. 164–170 (2002)

    Google Scholar 

  6. Karypis, G., Aggarwal, R., Kumar, V., Shekhar, S.: Multilevel hypergraph partitioning—application in VLSI domain. IEEE Trans. VLSI Syst. 20(1) (1999)

    Google Scholar 

  7. Alpert, C. J.: The ISPD98 circuit benchmark suite. In: Proceedings of the 1998 International Symposium on Physical Design, pp. 80–85 (1998)

    Google Scholar 

  8. Jiang, Y., Zhang, H., Jiao, X., Song, X., Hung, W.N.N., Gu, M., Sun, J.: Uncertain model and algorithm for Hardware/Software partitioning. IEEE Comp. Soc. Annu. Symp. VLSI 243–248 (2012)

    Google Scholar 

  9. Al-Wattar, A., Areibi, S., Saffih, F.: Efficient on-line Hardware/Software task scheduling for dynamic run-time reconfigurable systems. In: 26th International Parallel and Distributed Processing Symposium Workshops & PhD, Forum, pp. 401–406 (2012)

    Google Scholar 

  10. Goldberg, D.E.: Genetic Algorithms in Search, Optimization and Machine Learning. Pearson Education (2004)

    Google Scholar 

  11. Sheng, W., He, W., Jiang, J., Mao, Z.: Pareto optimal temporal partition methodology for reconfigurable architectures based on multi-objective genetic algorithm. In: 26th International Parallel and Distributed Processing Symposium Workshops and PhD, Forum, pp. 425–430 (2012)

    Google Scholar 

  12. Mazumder, P., Rudnik, E.M.: Genetic Algorithms for VLSI Design, Layout and Test Automation. Pearson Education (2003)

    Google Scholar 

  13. Luo, L., He, H., Dou, Q., Xu, W.: Hardware/Software partitioning for heterogeneous multicore SoC using genetic algorithm. In: Second International Conference on Intelligent System Design and Engineering Application, pp. 1267–1270 (2011)

    Google Scholar 

  14. Su, L., Zhang, X.: Research on an SOC Software/Hardware partition algorithm based on undirected graphs theory. In: IEEE International Conference on Computer Science and Automation Engineering, pp. 274–278 (2012)

    Google Scholar 

Download references

Acknowledgments

This work was supported in part by All India Council for Technical Education—Quality Improvement Programme scheme 2010. Access to research and computing facilities was provided by the Anna University and K.L.N. College of Engineering.

Author information

Authors and Affiliations

  1. Anna University, Chennai, India

    N. Janakiraman

  2. Anna University, Chennai, India

    P. N. Kumar

Authors
  1. N. Janakiraman
    View author publications

    You can also search for this author in PubMed Google Scholar

  2. P. N. Kumar
    View author publications

    You can also search for this author in PubMed Google Scholar

Corresponding author

Correspondence to N. Janakiraman .

Editor information

Editors and Affiliations

  1. Institute of Engineering and Technology, JK Lakshmipat University, Jaipur, Rajasthan, India

    B. V. Babu

  2. Department of Computer Science, Liverpool Hope University, Liverpool, United Kingdom

    Atulya Nagar

  3. Department of Mathematics, Indian Institute of Technology Roorkee, Roorkee, Uttarakhand, India

    Kusum Deep

  4. Department of Paper Technology, Indian Institute of Technology Roorkee, Roorkee, India

    Millie Pant

  5. Department of Applied Mathematics, South Asian University, New Delhi, India

    Jagdish Chand Bansal

  6. Institute of Engineering and Technology, JK Lakshmipat University, Jaipur, Rajasthan, India

    Kanad Ray

  7. Institute of Engineering and Technology, JK Lakshmipat University, Jaipur, Rajasthan, India

    Umesh Gupta

Rights and permissions

Reprints and permissions

Copyright information

© 2014 Springer India

About this paper

Cite this paper

Janakiraman, N., Kumar, P.N. (2014). A Novel Hardware/Software Partitioning Technique for System-on-Chip in Dynamic Partial Reconfiguration Using Genetic Algorithm. In: Babu, B., et al. Proceedings of the Second International Conference on Soft Computing for Problem Solving (SocProS 2012), December 28-30, 2012. Advances in Intelligent Systems and Computing, vol 236. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1602-5_10

Download citation

  • DOI: https://doi.org/10.1007/978-81-322-1602-5_10

  • Published:

  • Publisher Name: Springer, New Delhi

  • Print ISBN: 978-81-322-1601-8

  • Online ISBN: 978-81-322-1602-5

  • eBook Packages: EngineeringEngineering (R0)

Publish with us

Policies and ethics

Search

Navigation