Abstract
This paper discusses a generic flow on how an automated SV-based test bench environment which is randomized with constraints can verify a SOC effectively for its functionality and code coverage [1]. Today, in the era of multimillion gate ASICs, reusable intellectual property (IP), and system-on-a-chip (SoC) designs, verification [1] consumes about 70 % of the design effort. Automation lets you do something else while a machine completes a task autonomously, faster and with predictable results. Automation requires standard processes with well-defined inputs and outputs. Not all processes can be automated. Because of the variety of functions, interfaces, protocols, and transformations that must be verified, it is not possible to provide a general purpose automation solution for verification, given today’s technology. It is possible to automate some portion of the verification process, especially when applied to a narrow application domain. Tools automating various portions of the verification process are being introduced. Here, we have a SOC with a ARM multicore processor which talks to one of the peripherals, which is a flash memory (CODE FLASH and a DATA FLASH). The content of the paper discusses about the methodology used to verify such a SOC-based environment. Cadence OVM libraries are explored for the solution of this problem. We can take this as a state of art approach in verifying SOC environments. The goal of this paper is to emphasize the methodology [2] implemented in system verilog for SOC verification.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
Similar content being viewed by others
References
Bergeron J (2006) Writing testbenches using SystemVerilog. Springer, Norwell, MA
Website Reference for OVM http://ovmworld.s3.amazonaws.com/contributions/OVM%202.0%20Golden%20Reference%20Guide_0.pdf
Cadence, Inc. (2003) Hybrid RTL formal verification ensures early detection of corner-case bugs. http://cadence.com/products/magellan/magellan_wp.html
van der Schoot H, Bergeron J (2006) Transaction-level functional coverage in SystemVerilog. San Jose, DVCon
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2013 Springer India
About this paper
Cite this paper
Dinesh Reddy, J. (2013). System Verilog Based SOC Verification Environment for FLASH MEMORY. In: Chakravarthi, V., Shirur, Y., Prasad, R. (eds) Proceedings of International Conference on VLSI, Communication, Advanced Devices, Signals & Systems and Networking (VCASAN-2013). Lecture Notes in Electrical Engineering, vol 258. Springer, India. https://doi.org/10.1007/978-81-322-1524-0_9
Download citation
DOI: https://doi.org/10.1007/978-81-322-1524-0_9
Published:
Publisher Name: Springer, India
Print ISBN: 978-81-322-1523-3
Online ISBN: 978-81-322-1524-0
eBook Packages: EngineeringEngineering (R0)