Abstract
This paper proposes a VLSI architecture to design a QPSK demodulator of video signals for satellite communication using baseband processing. The demodulator mainly consists of a multiplier, a root-raised cosine (RRC) filter designed using distributed arithmetic (DA) technique, and an adder to add I-channel and Q-channel signals. The main advantage of this architecture is that it does not employ any MAC unit, whose operational speed is, generally, a bottleneck for high filter throughput. Instead, it makes extensive use of LUTs and hence is ideally suited for FPGA implementation. The VHDL hardware description language is used to code the entire model. The modulator and demodulator have been coded in MATLAB in order to validate the simulation results. The simulated and MATLAB results compare favorably.
This is a preview of subscription content, log in via an institution to check access.
Access this chapter
Tax calculation will be finalised at checkout
Purchases are for personal use only
References
Proakis J (1995) Digital Communications, 3rd edn. McGraw-Hill, International Edition
Amir M, Sodagar S (2000) A novel architecture for ROM less sine – output direct digital frequency synthesizers by using 2 m order parabolic approximation, IEEE IA International frequency control symposium, pp 284–289
Allred DJ, Huang W, Krishnan V, Yoo H, Anderson DV (2004) An FPGA implementation for a high throughput adaptive filter using distributed arithmetic, IEEE symposium on field programmable custom computing machines IEEE computer society, pp 324–325
Longa P, Miri A (2006) Area efficient FIR filter design on FPGAs using distributed arithmetic. In: IEEE international symposium on signal processing and information technology. pp 248–252
Sen W, Bin T (2007) Distributed arithmetic for FIR filter design on FPGA, ICCCAS, pp 620–623
Eshtawie MAM, Othman MB (2007) An algorithm proposed for FIR filter coefficients representation, World Academy of Science, Engineering and Technology. pp 57–63
Shantala SY (2009) Kulkarani: high speed and low power FPGA implementation of FIR filter for DSP applications. Eur J Sci Res 31:19–28
Nataraj KR, Ramachandran S, Nagabushan BS (2009) Development of algorithm for demodulator for processing satellite data communication, Int J Comput Sci Netw Secur 9(6):233–243
Nataraj KR, Ramachandran S, Nagabushan BS (2009) Development of algorithm, architecture and FPGA implementation of demodulator for processing satellite data communication, Int J Comput Sci Netw Secur 9:137–147
Kolawole MO (2002) Satellite communication engineering, Marcel Dekker, Inc
Sakla T, Jain D, Gautham S (2010) Implementation of digital QPSK modulator by using VHDL/Matlab. Int J Eng Sci Technol 2(9):4827–4831
Author information
Authors and Affiliations
Corresponding author
Editor information
Editors and Affiliations
Rights and permissions
Copyright information
© 2014 Springer India
About this paper
Cite this paper
Srividya, P., Nataraj, K.R., Rekha, K.R. (2014). Video Signals Demodulator for Satellite Communication. In: Sridhar, V., Sheshadri, H., Padma, M. (eds) Emerging Research in Electronics, Computer Science and Technology. Lecture Notes in Electrical Engineering, vol 248. Springer, New Delhi. https://doi.org/10.1007/978-81-322-1157-0_11
Download citation
DOI: https://doi.org/10.1007/978-81-322-1157-0_11
Published:
Publisher Name: Springer, New Delhi
Print ISBN: 978-81-322-1156-3
Online ISBN: 978-81-322-1157-0
eBook Packages: EngineeringEngineering (R0)